# Assignment No.2

EE5530: Principles of SoC Functional Verification

Nakul C - 122101024

### Problem Statement

Design and verify an Asynchronous FIFO with:

- Register File for data storage.
- FIFO Controller to manage pointers and flags.
- B2G & G2B Converters for CDC safety.
- Double-Flop Synchronizers to prevent metastability.

#### Testbench must:

- Generate independent clocks for write/read.
- Use task-based self-checking for reads/writes.
- Trigger deadlock via full/empty flags.

## Asynchronous FIFO Design

#### Overview

An asynchronous FIFO (First-In-First-Out) buffer is an essential component in digital systems, enabling reliable data transfer between subsystems operating under different clock domains. In digital designs, it is common for various modules to function at distinct clock frequencies, leading to challenges in data synchronization and transfer. The asynchronous FIFO addresses these challenges by providing a buffer where data written by a producer in one clock domain can be safely stored and subsequently read by a consumer in another clock domain, even when these clocks are asynchronous. This mechanism ensures data integrity and prevents issues such as data loss or corruption that can arise from direct clock domain crossings.

#### **Design Features**

The design of an asynchronous FIFO incorporates several critical features to manage the complexities of inter-clock communication:

- Gray Code Pointer Representation: One key aspect is the use of Gray code for pointer representation, which minimizes the risk of metastability—a condition where a system can enter an unpredictable state due to asynchronous signal changes. In Gray code, only one bit changes between successive values, reducing the likelihood of errors during pointer synchronization between clock domains.
- Dual-Clock Architecture: The FIFO employs a dual-clock architecture, with separate write and read clocks governing the respective operations. This separation allows each subsystem to operate independently while coordinating data flow through the FIFO.
- Status Flags: Furthermore, the implementation of full and empty flags provides essential feedback to the system, indicating the FIFO's status and preventing scenarios where data is either overwritten or read prematurely.

Collectively, these features ensure that the asynchronous FIFO functions as a robust intermediary, facilitating seamless and error-free data transfer across differing clock domains.

### DUT

```
module async_fifo #(
       parameter DATA_WIDTH = 8,
2
       parameter ADDR_WIDTH = 4
3
   ) (
4
       input wire wr_clk,
                                      // Write clock
                                      // Read clock
       input wire rd_clk,
6
                                      // Write domain reset (active low)
       input wire wr_rst_n,
7
                                      // Read domain reset (active low)
       input wire rd_rst_n,
8
                                      // Write enable
       input wire wr_en,
9
                                      // Read enable
       input wire rd_en,
10
       input wire [DATA_WIDTH-1:0] wr_data, // Write data
11
       output reg [DATA_WIDTH-1:0] rd_data, // Read data
12
                                      // FIFO full flag
       output wire fifo_full,
13
       output wire fifo_empty
                                      // FIFO empty flag
14
   );
15
16
       // FIFO Depth
17
       localparam FIFO_DEPTH = 1 << ADDR_WIDTH;</pre>
19
       // FIFO Memory
20
       reg [DATA_WIDTH-1:0] fifo_mem [0:FIFO_DEPTH-1];
21
22
       // Write Pointer (Gray Code)
       reg [ADDR_WIDTH:0] wr_ptr_bin = 0;
24
           [ADDR\_WIDTH:0] wr_ptr_gray = 0;
25
           [ADDR\_WIDTH:0] wr_ptr_gray_sync1 = 0;
26
           [ADDR\_WIDTH:0] wr_ptr_gray_sync2 = 0;
27
28
       // Read Pointer (Gray Code)
       reg [ADDR_WIDTH:0] rd_ptr_bin = 0;
30
           [ADDR\_WIDTH: 0] rd\_ptr\_gray = 0;
31
           [ADDR\_WIDTH:0] rd_ptr_gray_sync1 = 0;
32
```

```
reg [ADDR_WIDTH:0] rd_ptr_gray_sync2 = 0;
33
34
       // Write Pointer Synchronization to Read Clock Domain
35
       always @(posedge rd_clk or negedge rd_rst_n) begin
            if (!rd_rst_n) begin
37
                 wr_ptr_grav_svnc1 \ll 0;
38
                 wr_ptr_grav_svnc2 \ll 0;
39
            end else begin
40
                 wr_ptr_gray_sync1 \le wr_ptr_gray;
                 wr_ptr_gray_sync2 <= wr_ptr_gray_sync1;</pre>
42
            end
43
       end
44
45
       // Read Pointer Synchronization to Write Clock Domain
46
       always @(posedge wr_clk or negedge wr_rst_n) begin
47
            if (!wr_rst_n) begin
48
                 rd_ptr_gray_sync1 \ll 0;
49
                 rd_ptr_gray_sync2 \ll 0;
50
            end else begin
51
                 rd_ptr_gray_sync1 <= rd_ptr_gray;
52
                 rd_ptr_gray_sync2 <= rd_ptr_gray_sync1;
            end
54
       end
55
56
       // Binary to Gray Code Conversion
57
        function [ADDR_WIDTH:0] bin2gray(input [ADDR_WIDTH:0] bin);
58
            bin2gray = bin \hat{ } (bin >> 1);
59
       endfunction
60
61
       // Gray to Binary Code Conversion
62
        function [ADDR_WIDTH:0] gray2bin(input [ADDR_WIDTH:0] gray);
63
            integer i;
            begin
                 gray2bin [ADDR_WIDTH] = gray [ADDR_WIDTH];
66
                 for (i = ADDR_WIDTH_1; i >= 0; i = i - 1)
67
                     \operatorname{gray2bin}[i] = \operatorname{gray2bin}[i+1] \hat{\ } \operatorname{gray}[i];
68
            end
69
       endfunction
70
71
       // Write Operation
72
       always @(posedge wr_clk or negedge wr_rst_n) begin
73
            if (!wr_rst_n)
74
              begin
75
                 wr_ptr_bin \ll 0;
76
                 wr_ptr_gray \ll 0;
            end
78
          else if (wr_en && !fifo_full)
79
            begin
80
                 fifo_mem [wr_ptr_bin [ADDR_WIDTH-1:0]] <= wr_data;
81
                 wr_ptr_bin \le wr_ptr_bin + 1;
                 wr_ptr_gray \le bin2gray(wr_ptr_bin + 1);
83
            end
84
       end
85
```

```
86
        // Read Operation
87
        always @(posedge rd_clk or negedge rd_rst_n) begin
          if (!rd_rst_n)
            begin
90
                 rd_ptr_bin \le 0;
91
                 rd_ptr_gray \ll 0;
92
                 rd_data \le 0;
93
            end
          else if (rd_en && !fifo_empty)
95
            begin
96
                 rd_data \le fifo_mem[rd_ptr_bin[ADDR_WIDTH-1:0]];
97
                 rd_ptr_bin \le rd_ptr_bin + 1;
98
                 rd_ptr_gray \le bin2gray(rd_ptr_bin + 1);
99
            end
        end
101
102
        // FIFO Full Condition
103
        assign fifo_full = (wr_ptr_gray == {~rd_ptr_gray_sync2[ADDR_WIDTH:
104
           ADDR\_WIDTH-1, rd\_ptr\_gray\_sync2 [ADDR\_WIDTH-2:0]});
105
        // FIFO Empty Condition
106
        assign fifo_empty = (rd_ptr_gray == wr_ptr_gray_sync2);
107
108
   endmodule
109
```

## Code Explanation

#### Parameterization

The FIFO design includes two primary parameters:

- DATA\_WIDTH: Specifies the width of the data in bits, determining the size of each data word stored in the FIFO.
- ADDR\_WIDTH: Defines the width of the address pointers, which in turn determines the depth of the FIFO. The depth is calculated as 2<sup>ADDR\_WIDTH</sup>, allowing for a scalable number of storage locations based on the address width.

## Memory Architecture

The core component of the FIFO is a dual-port memory array, fifo\_mem, which allows simultaneous read and write operations. This memory array has a depth of 2<sup>ADDR\_WIDTH</sup> and a width of DATA\_WIDTH. The dual-port nature facilitates concurrent access from both the write and read sides, essential for asynchronous operations where the write and read clocks are independent.

## Pointer Management with Gray Code

To manage read and write operations, the FIFO employs binary counters (wr\_ptr\_bin and rd\_ptr\_bin) for the write and read pointers, respectively. These binary pointers are converted

to Gray code (wr\_ptr\_gray and rd\_ptr\_gray) to facilitate safe synchronization across clock domains. Gray code is advantageous in this context because only one bit changes between successive values, reducing the risk of metastability during pointer synchronization.

The conversion between binary and Gray code is handled by two functions: bin2gray and gray2bin. The bin2gray function computes the Gray code equivalent of a binary number by XORing the binary number with itself right-shifted by one bit. Conversely, the gray2bin function converts a Gray code number back to binary by iteratively XORing the bits.

### Pointer Synchronization Across Clock Domains

Synchronization of pointers between the write and read clock domains is crucial for maintaining data integrity. The write pointer, in Gray code form (wr\_ptr\_gray), is synchronized into the read clock domain using two flip-flop stages (wr\_ptr\_gray\_sync1 and wr\_ptr\_gray\_sync2). Similarly, the read pointer (rd\_ptr\_gray) is synchronized into the write clock domain. This dual-stage synchronization minimizes the risk of metastability by allowing transient states to settle before the pointer is used in the new clock domain.

### Write Operation

In the write clock domain, when the write enable signal (wr\_en) is asserted and the FIFO is not full (fifo\_full is low), the data present on the write data input (wr\_data) is written into the memory location pointed to by the binary write pointer (wr\_ptr\_bin). After the write operation, the binary write pointer is incremented, and the Gray code equivalent (wr\_ptr\_gray) is updated accordingly.

### Read Operation

In the read clock domain, when the read enable signal (rd\_en) is asserted and the FIFO is not empty (fifo\_empty is low), the data at the memory location pointed to by the binary read pointer (rd\_ptr\_bin) is read and presented on the read data output (rd\_data). The binary read pointer is then incremented, and the Gray code equivalent (rd\_ptr\_gray) is updated.

## FIFO Full and Empty Conditions

The FIFO full condition is determined by comparing the synchronized read pointer in the write clock domain (rd\_ptr\_gray\_sync2) with the write pointer (wr\_ptr\_gray). The FIFO is considered full when the write pointer equals the read pointer with the most significant bits inverted.

The FIFO empty condition is identified when the synchronized write pointer in the read clock domain (wr\_ptr\_gray\_sync2) matches the read pointer (rd\_ptr\_gray). In this state, the FIFO has no new data to read.

By integrating these components—parameterization, dual-port memory architecture, Gray code pointer management, cross-clock domain synchronization, and control logic for read and write operations—the asynchronous FIFO ensures reliable and efficient data transfer between subsystems operating under different clock domains.

### Testbench

```
'timescale 1ns / 1ps
   module tb_async_fifo;
4
       // Parameters
5
       parameter DATA_WIDTH = 8;
6
       parameter ADDR_WIDTH = 4;
       parameter FIFO_DEPTH = 1 << ADDR_WIDTH;
       // DUT Signals
10
       reg wr_clk = 0, rd_clk = 0;
11
       reg wr_rst_n = 0, rd_rst_n = 0;
12
       reg wr_en = 0, rd_en = 0;
13
       reg [DATA\_WIDTH-1:0] wr\_data = 0;
14
       wire [DATA_WIDTH-1:0] rd_data;
       wire fifo_full , fifo_empty;
16
17
       // Instantiate the FIFO
18
       async_fifo #(
19
            .DATA_WIDTH(DATA_WIDTH) ,
20
            .ADDR_WIDTH(ADDR_WIDTH)
       ) dut (
22
            . wr_clk(wr_clk),
23
            . rd_{clk} (rd_{clk}),
24
            . wr_rst_n (wr_rst_n),
25
            . rd_rst_n (rd_rst_n),
26
            . wr_en(wr_en),
27
            . rd_en(rd_en),
            .wr_data(wr_data),
29
            .rd_data(rd_data),
30
            . fifo_full (fifo_full),
31
            . fifo_empty (fifo_empty)
       );
34
       // Testbench Variables
35
       reg [DATA_WIDTH-1:0] test_vector [0:FIFO_DEPTH-1];
36
       integer write_ptr = 0, read_ptr = 0;
37
38
       // Clock Generation
39
       initial begin
40
            forever #5 wr_clk = ~wr_clk; // 10ns period
41
       end
42
43
       initial begin
            forever #7 rd_clk = ~rd_clk; // 14ns period
       end
46
47
       // Automatic keyword used with tasks (and functions) specifies that
48
           the task should have automatic storage for its local variables
49
50
       // Task: Write to FIFO
51
       task automatic write_fifo(input [DATA_WIDTH-1:0] data);
52
```

```
begin
 53
                                         @(posedge wr_clk);
 54
                                          if (!fifo_full) begin
                                                     wr_data = data;
                                                     wr_en = 1;
 57
                                                    @(posedge wr_clk);
                                                     wr_en = 0;
 59
                                                     test_vector[write_ptr] = data; // Store for verification
 60
                                                     write_ptr = (write_ptr + 1) % FIFO_DEPTH;
                                                     $display("WRITE: Data = %h at time %t", data, $time);
 62
                                          end else begin
 63
                                                     $\display("ATTEMPTED-WRITE-WHEN-FULL: \Data == \%h \at \time \-\%
 64
                                                             t", data, $time);
                                          end
 65
                              end
                   endtask
 67
 68
                   // Task: Read from FIFO
 69
                    task automatic read_fifo;
 70
                              begin
 71
                                         @(posedge rd_clk);
                                          if (!fifo_empty) begin
 73
                                                     rd_en = 1;
 74
                                                    @(posedge rd_clk); // First cycle: rd_en asserted
 75
                                                     rd_en = 0;
 76
                                                    @(posedge rd_clk); // Second cycle: data available
                                                     if (rd_data !== test_vector[read_ptr]) begin
 78
                                                                $\frac{\partial continuous contin
 79
                                                                        -%h-at-time-%t", test_vector[read_ptr], rd_data,
                                                                        $time);
                                                     end else begin
 80
                                                                81
                                                                        $time);
                                                     end
 82
                                                     read_ptr = (read_ptr + 1) % FIFO_DEPTH;
 83
                                          end else begin
 84
                                                     $\display("ATTEMPTED-READ-WHEN-EMPTY-at-time-\%t", \$\time);
 85
                                          end
 86
                              end
 87
                   endtask
 88
 89
 90
                   // Assertions
 91
                   always @(posedge wr_clk) begin
                               if (wr_en && fifo_full) begin
                                          $\display("ASSERTION-FAILED: \text{-Write-attempted-when-FIFO-is-
 94
                                                  full-at-time-%t", $time);
                                          $stop;
 95
                              end
 96
                   end
 98
                   always @(posedge rd_clk) begin
 99
                               if (rd_en && fifo_empty) begin
100
```

```
$\frac{\pmathstrace{display}}{\text{("ASSERTION-FAILED: -Read-attempted-when-FIFO-is-
101
                      empty-at-time-%t", $time);
                  $stop;
102
             end
103
        end
104
105
        // Test Sequence
106
         initial begin
107
             // Apply reset
             #20;
109
             wr_rst_n = 1;
110
             rd_rst_n = 1;
111
112
113
             // Corner Case: Attempt to Write when Full
             repeat (FIFO_DEPTH) begin
115
                  write_fifo($random);
116
                  #10;
117
             end
118
             write_fifo($random); // This should trigger full condition
119
121
             // Corner Case: Attempt to Read when Empty
122
             repeat (FIFO_DEPTH) begin
123
124
                  read_fifo();
125
                  #14;
126
             end
127
             read_fifo(); // This should trigger empty condition
128
129
130
             // Finish Simulation
             $\display("TEST-COMPLETED");
132
             $finish;
133
        end
134
    endmodule
135
```

## Testbench Explanation

#### Introduction

The testbench for the **asynchronous FIFO** verifies the functional correctness of the design by simulating **read** and **write** operations under different conditions. The FIFO operates with independent **read** and **write clocks**, making it suitable for scenarios requiring **clock domain crossing**. The testbench checks the FIFO's behavior in normal operation, as well as **corner cases** such as attempting to **write when full** and attempting to **read when empty**.

### **Testbench Implementation**

The testbench is implemented using **Verilog**, where a FIFO with parameterized **data width** and **address width** is instantiated and tested under various conditions. The key elements of the testbench include:

- Clock generation for independent read and write operations.
- Tasks for writing to and reading from the FIFO.
- Assertions to check for erroneous conditions.
- Simulation sequence covering normal and edge cases.

#### **Clock Generation**

Two independent clock signals are generated using an infinite loop with delays:

- Write clock  $(wr\_clk)$  toggles every 5 ns, resulting in a 10 ns period.
- Read clock (rd\_clk) toggles every 7 ns, resulting in a 14 ns period.

### Write and Read Operations

The testbench defines two tasks for writing and reading FIFO data:

- Write Task: Writes data to the FIFO when it is **not full** and stores it in a **test vector** for verification.
- **Read Task:** Reads **data** from the FIFO when it is **not empty** and compares it with the expected value stored in the **test vector**.

Each task ensures that **data integrity** is maintained and logs messages indicating **successful operations** or **mismatches**.

## Assertions and Error Handling

To ensure **proper FIFO operation**, the testbench includes **assertions** that halt the simulation in case of **invalid operations**:

- An assertion triggers if a write is attempted when the FIFO is full.
- An assertion triggers if a read is attempted when the FIFO is empty.

## Simulation Sequence

The test sequence follows these steps:

- 1. Apply an **initial reset**.
- 2. Perform write operations until the FIFO is full, followed by an additional write attempt to test the full condition.
- 3. Perform **read operations** until the FIFO is **empty**, followed by an additional **read attempt** to test the **empty condition**.
- 4. Log test completion and terminate the simulation.

## Results

```
# KERNEL: WRITE: Data = 24 at time
                                                    35000
# KERNEL: WRITE: Data = 81 at time
                                                    55000
# KERNEL: WRITE: Data = 09
                                                    75000
# KERNEL: WRITE: Data = 63 at time
                                                    95000
# KERNEL: WRITE: Data = 0d at
                                                   115000
# KERNEL: WRITE: Data = 8d
                                                   135000
# KERNEL: WRITE: Data = 65
                                                   155000
# KERNEL: WRITE: Data = 12
                                                   175000
# KERNEL: WRITE: Data = 01
                                                   195000
# KERNEL: WRITE: Data = 0d at time
                                                   215000
# KERNEL: WRITE: Data = 76 at time
                                                   235000
# KERNEL: WRITE: Data = 3d at
                                                   255000
# KERNEL: WRITE: Data = ed at
                                                   275000
# KERNEL: WRITE: Data = 8c at
                                                   295000
# KERNEL: WRITE: Data = f9 at
                                                   315000
# KERNEL: WRITE: Data = c6 at time
                                                   335000
# KERNEL: ATTEMPTED WRITE WHEN FULL: Data = c5 at time
   345000
# KERNEL: READ: Data = 24 at time
                                                  385000
# KERNEL: READ: Data = 81 at time
                                                  427000
# KERNEL: READ: Data = 09
                                                  469000
# KERNEL: READ: Data = 63 at time
                                                  511000
# KERNEL: READ: Data = 0d at time
                                                  553000
# KERNEL: READ: Data = 8d
                                                  595000
# KERNEL: READ: Data = 65
                                                  637000
# KERNEL: READ: Data = 12
                                                  679000
# KERNEL: READ: Data = 01
                                                  721000
# KERNEL: READ: Data = 0d at time
                                                  763000
\# KERNEL: READ: Data = 76
                                                  805000
# KERNEL: READ: Data = 3d
                                                  847000
\# KERNEL: READ: Data = ed
                                                  889000
# KERNEL: READ: Data = 8c
                                                  931000
# KERNEL: READ: Data = f9
                                                  973000
# KERNEL: READ: Data = c6 at time
                                                 1015000
# KERNEL: ATTEMPTED READ WHEN EMPTY at time
                                                           1029000
# KERNEL: TEST COMPLETED
```

The results of the testbench simulation are summarized below:

- Successful Writes: Data was correctly written to the FIFO at expected timestamps.
- Write When Full: An attempted write operation when the FIFO was full was detected and logged.
- Successful Reads: Data was correctly read from the FIFO at expected timestamps, matching the written values.
- Read When Empty: An attempted read operation when the FIFO was empty was detected and logged.
- Test Completion: The simulation concluded successfully without unexpected errors.

## Conclusion

The testbench effectively verifies the **correct functionality** of the **asynchronous FIFO**. It ensures that **data** is properly **written** and **read** while handling **full** and **empty conditions** correctly. The use of **assertions** helps in identifying **critical issues**, making the design more **robust**.

## EDAPLAYGROUND Link

You can view or run the Verilog code in EDAPLAYGROUND Click here to visit EDAPLAYGROUND