EE5516 VLSI Architectures for Signal Processing and Machine Learning

Lab Report - Experiment No.3

Nakul C - 122101024

May 27, 2024

Abstract

The objective of this experiment is to determine the Greatest Common Divisor (gcd) of two positive integers, A and B, by employing Euclid's algorithm. According to Euclid's principle, $\gcd(A,B) = \gcd(B,A\%B)$. The methodology adopted involves hierarchical modeling, which entails breaking down the problem into manageable components. The experiment consists of two main modules: the control path and the data path. These modules are interconnected through control and status signals, allowing them to collaborate effectively. The data path is constructed using a structural approach, where the module is built from simpler components. Conversely, the control path utilizes Finite State Machine (FSM) abstraction to regulate the algorithm's overall flow. The primary aim is to develop an efficient and optimized implementation of the gcd algorithm while minimizing the utilization of hardware resources.

1 Introduction

The aim of this experiment is to find the greatest common divisor (GCD) of two positive integers, denoted as A and B. The GCD signifies the largest positive integer that can evenly divide both numbers. We'll utilize Euclid's algorithm, known for its simplicity and efficiency in determining the GCD. Before delving into the algorithm, it's essential to represent our digital system as a block that takes two positive integers as input and outputs their GCD. To ensure input and output reliability, qualifiers like "operands_valid" and "gcd_valid" will be used. Additionally, a clock and reset signal will synchronize and reset the system, respectively. To facilitate module communication effectively, we'll employ the acknowledgment (ack) protocol.




Figure 1: Block Diagram

2 Implementation

To implement the system, Euclid's algorithm needs to be translated into hardware architecture. This algorithm operates under the principle that the Greatest Common Divisor (GCD) of two numbers remains

unaltered if the smaller number is subtracted from the larger one. The algorithm progresses through a series of step

- 1. Accept inputs A_in and B_in.
- 2. If $B_{in} = 0$, then $GCD(A_{in}, B_{in}) = A_{in}$. return A_{in} .
- 3. Otherwise, if (B_in > A_in) then swap (A_in, B_in) else compute the remainder, r when A_in is divided by B_in.
- 4. Replace A_in with B_in and B_in with r.
- 5. Go back to step 2.
- 6. Repeat steps 2-5 until B_{in} is zero. The final value of A_{in} is the GCD of the original two numbers.

Although seemingly straightforward, hardware implementation of Euclid's algorithm demands a systematic approach to optimize performance and conserve hardware resources. A significant challenge lies in computing remainders when dividing two numbers, particularly in digital systems. To address this challenge, the modulus operator can be replaced with a subtractor, as repeated subtraction effectively mimics division and upholds the validity of the remainder property.

By iteratively subtracting the smaller number from the larger one, the remainder can be determined, and the algorithm can continue until the remainder equals zero. Implementing hardware can be further improved by adopting a pipeline architecture, enabling parallel execution of multiple operations to enhance system throughput. Leveraging optimized hardware components such as barrel shifters and adders facilitates efficient subtraction and comparison operations.

Constructing the necessary architecture requires several essential hardware components. Primarily, registers are necessary to store input values $A_{\rm in}$ and $B_{\rm in}$. D flip-flops equipped with an enable signal serve this purpose, allowing the flip-flop to either accept new inputs or retain previous values based on the enable signal. MUXes can be used to select appropriate inputs for the registers, requiring control signals for the MUXes. Comparators play a crucial role in comparing A and B, as well as B and zero, signifying the termination condition for Euclid's algorithm. Assuming A is always greater than B, a comparison between them is necessary. If this assumption is violated, A and B must be swapped to ensure a positive difference. A subtractor is essential to compute the remainder, while criss-cross connections at the hardware level facilitate swapping.

In addition to hardware resources, a 3-state finite state machine (FSM) orchestrates the sequencing of inputs and outputs. This ensures each process completes before the next one commences and guarantees that the loop persists until B reaches zero, marking the termination condition for the algorithm.

2.1 Structural Design

To effectively manage larger values of A and B, our system integrates 32-bit registers labeled A and B within its architecture. This configuration involves two Multiplexers (MUXes) - a 3:1 MUX dedicated to A and a 2:1 MUX allocated for B. These MUXes dictate the inputs to the registers at each stage, guided by control signals A_MUX_sel and B_MUX_sel . Both A and B registers share a common clock and possess enable signals A_en and B_en respectively.

The system initializes in the IDLE state and transitions to an operational state once the qualifier "operands-valid" asserts to 1. Upon this assertion, the system progresses to the BUSY state, facilitating the transmission of $A_{-}in$ and $B_{-}in$ to the input port of the registers. These inputs are processed by the registers at the subsequent positive clock edge, subject to the status of their respective enable signals.

The subtractor performs by computing the difference between A and B, with the resulting output fed back to register A through the 3:1 MUX. The third input to the MUX originates from B, enabling the seamless interchange of A and B when deemed necessary. The 2:1 MUX selects its inputs from B_{-in} and the output of register A, influenced by the value of B_{-MUX_sel} .

Output signals encompass the GCD, extracted directly from the output of register A, A_lt_B indicating the outcome of the comparison between A and B, and B_eq_0 , discerned through comparison with zero.




Figure 2: Architecture for the data path

3 FSM Level of Abstraction

To ensure the effective operation of the system, it's imperative to validate both inputs and outputs. This validation can be achieved through qualifiers like "operands_valid" and "gcd_valid". The MUXes integrated into the system necessitate control signals such as "A_MUX_sel" and "B_MUX_sel" to function properly. Managing the sequence of inputs and outputs is crucial to ensure orderly completion of each process. A practical strategy involves dividing the system into three states: IDLE, BUSY, and DONE. This segmentation can be facilitated by a three-state Finite State Machine (FSM), which assists in controlling the system's signals and ensures orderly progression through the states. By adopting this methodology, system reliability and accuracy can be upheld.

The system encompasses three states represented in binary digits: IDLE (2'b00), BUSY (2'b01), and DONE (2'b10). In the IDLE state, the system awaits input reception. Transition to the BUSY state occurs once the "operands_valid" signal attains a value of 1.

The BUSY state entails two phases: initially, swapping A and B if A is lesser than B, and subsequently, subtracting B from A. This iterative process persists until B equals 0. During the BUSY state, the system relies on two status signals: "A_lt_B" and "B_eq_0", furnished by the data path. Upon "B_eq_0" achieving a value of 1, the task concludes, and the system transitions to the DONE state.

Within the DONE state, the system awaits an "ack" signal. Upon detection of "ack" being 1, it reverts to the IDLE state. In the event of a reset, the system reverts to its initial state, namely the IDLE state.

The Finite State Machine (FSM) abstraction depicting the three states of the system is illustrated below.




Figure 3: FSM for the states of the system

4 Hierarchical Modeling

The hierarchical model stands as a widely used modeling technique in Verilog, providing several benefits such as flexibility and modularity throughout the design process. By decomposing the design into smaller modules or blocks, we can establish a more structured and manageable system. In this specific design, we employ two modules: the data_path and control_path. The data_path module is tasked with determining the GCD of the two numbers, while the control_path governs the current state of the system. These modules are linked through status signals (B_eq_0, A_lt_B) and control signals (A_ MUX_sel, B_MUX_sel, A_en, B_en).




Figure 4: Hierarchical model of the system

Within the data_path module, inputs A_in and B_in are accepted, and the output GCD (A,B) is computed. Conversely, the control_path module receives external inputs operands_valid and ack, alongside status signals A_lt_B and B_eq_0 from the data_path. The control_path module produces gcd_valid and additional control signals directed to the data_path.

By segmenting the system into two modules, we gain the ability to concentrate on specific functionalities and implement changes without impacting the entire design. Furthermore, each module can undergo independent verification and testing, mitigating the risk of errors and enhancing the overall design integrity.

5 Experimental Procedure

Now that the system architecture has been finalized, the subsequent phase involves drafting the requisite Verilog code to execute it. In Verilog, each statement delineates a digital circuit, demanding meticulous attention to ensure accurate modeling of the digital circuit.

For instance, an always block can be utilized to simulate a register, while assign or case statements serve for modeling MUXes. Combinational circuits like subtractors and comparators can also be replicated using assign statements. It is imperative to guarantee that each statement is crafted to execute the intended operation, thereby ensuring logical coherence and operational efficiency of the overall code.

By leveraging the appropriate statements and adhering to best practices, we can formulate Verilog code that faithfully emulates the digital circuit of the system, thereby validating its correct and efficient functionality.

```
1 module top module(
        input [7:0] A_in,
 3
        input [7:0] B in,
 4
        input operands_val,
 5
        input Clk, Rst, ack,
 6
        output [7:0] gcd_out,
 7
        output gcd_valid
 8);
 9
        wire [1:0] A MUX sel;
10
        wire B_MUX_sel, A_en, B_en, A_lt_B, B_eq_0;
11
        datapath d1 (
13
         .A_in(A_in),
14
         .B in(B in),
15
         .Clk(Clk),
16
         .A MUX sel(A MUX sel),
         .B MUX sel(B MUX sel),
18
         .A en(A en),
19
         .B en(B en),
20
         .gcd out(gcd out),
         .A It B(A It B),
22
         .B_eq_0(B_eq_0));
23
24
        controlpath c1 (
25
         .ack(ack),
26
         .Rst(Rst),
27
         .Clk(Clk),
28
         .operands val(operands val),
29
         .A It B(A It B),
         .B eq 0(B eq 0)
31
         .A MUX sel(A MUX sel),
32
         .B MUX sel(B MUX sel),
33
         .gcd valid(gcd valid),
34
         .A en(A en),
35
         .B_en(B_en));
36
37 endmodule
```

Figure 5: Top Module

The top_module encapsulates the entire system, with its inputs and outputs declared within the port.

The inputs comprise A_in, B_in, operands_valid, ack, clk, and reset, while the outputs consist of gcd and gcd_valid. Status and control signals are defined as wire datatype within the module.

Subsequently, the data_path and control_path submodules are instantiated within the top_module as d1 and c1, respectively. Ports are then linked to the nets by name, facilitating communication and data exchange between the modules.

```
41 module datapath(
        input [7:0] A in, B in,
43
        input Clk,
44
        input [1:0] A_MUX_sel,
        input B_MUX_sel,A_en, B_en,
45
46
        output [7:0] gcd_out,
47
        output A_lt_B, B_eq_0
48);
19
        wire [7:0] A_MUX_out, B_MUX_out;
        reg [7:0] A,B;
50
51
        wire [7:0] Sub out;
52
53
        always @(posedge Clk)
54
              begin
55
                   if (A_en)
56
                        A <= A MUX out;
                   if (B_en)
58
                        B \le B_MUX_out;
59
61
        assign A MUX out = A MUX sel[1] ? B : (A MUX sel[0] ? Sub out : A in);
        assign B MUX out = B MUX sel ? A : B in;
62
        assign Sub out = A - B;
63
64
        assign A_lt_B = (A < B);
65
        assign B_{eq_0} = (B==0);
66
        assign gcd_out = A;
67
68 endmodule
```

Figure 6: DataPath Module

The data_path module encompasses the structural-level code of the system. Following the declaration of inputs and outputs, the designer proceeds to define additional components necessary for computing the sum.

The outputs from the two MUXes are declared as wire type, with names A_MUX_out and B_MUX_out. Depending on the value of the 2-bit MUX select signals, A_MUX_out and B_MUX_out alter. These alterations are implemented using a conditional operator. Subsequently, these wires are linked to the registers A and B, respectively.

During each positive edge of the clock, the registers adopt the value of these wires. This process can be modeled through a non-blocking assignment within an always block with posedge clk enlisted in its sensitivity list.

The subtractor within the architecture can be represented using a simple assign statement. The output from the subtractor, declared as a wire datatype (wire [31:0] diff_out), subtracts B from A. This output is then directed to the MUX associated with register A. Similarly, the comparator, which contrasts the values of A and B, yields the status signal A_lt_B. Additionally, the comparator that juxtaposes B with zero and produces B_eq_0 can be modeled using an assign statement.

```
74 module controlpath(
          input ack, Rst, Clk, operands_val, A_lt_B, B_eq_0,
  75
  76
          output reg [1:0] A MUX sel,
  77
          output reg B_MUX_sel,
  78
          output gcd_valid,
  79
          output reg A_en, B_en
  80);
  81
          reg [1:0] state;
  82
          reg [1:0] state_next;
  83
  84
  85 //parameters to define the states
  86
  87
          parameter idle = 2'b00;
          parameter busy = 2'b01;
  88
          parameter done = 2'b10;
  89
  90
  91 //finding current state
 92
  93 always @(posedge Clk or posedge ack)
  94
          begin
  95
               if (Rst)
  96
                    state <= idle;
 97
               else
 98
                    state <= state_next;
 99
          end
100
101 //combinational logic to find next state
103 always @(*)
104
          case(state)
105
               idle: begin
                    A_MUX_sel = 2'b00;
B_MUX_sel=1'b0;
106
107
108
                    A = 1'b1;
109
                    B en=1'b1;
110
                    if (operands_val ==1) state_next = busy;
111
                    else state_next = idle;
112
               end
113
              busy: begin
114
115
                    if (A_lt_B) begin
116
                         A_MUX_sel=2'b10;
                         B_MUX_sel=1'b1;
A_en = 1'b1;
117
118
                         B_en=1'b1;
119
120
              end
                    else begin
123
                         A_MUX_sel = 2'b01;
                         B_MUX_sel=1'b0;
124
125
                         A_en=1'b1;
126
                         B en=1'b0;
127
         end
128
         if (B_eq_0 == 1) state_next =done;
129
         else state_next = busy;
130
         end
131
               done: begin
132
                    A_en=0;
134
                    Ben=0;
136
                    if (ack==1) state_next=idle;SS
137
                    else state_next = done;
138
139
140
         endcase
141
142 //assigning the output
144 assign gcd_valid = (state == done);
145
146 endmodule
```

Control Path Module

The control_path module can be constructed using FSM level abstraction code. Within an FSM level abstraction, sequential logic is utilized to determine the current state of the system, a blend of combinational and sequential logic is employed to ascertain the subsequent state of the system, and finally, combinational logic is used to derive the system's output.

Two registers, namely state and state_next, are utilized to retain the current and next states of the system. Additionally, local parameters idle (2'b00), busy (2'b01), and done (2'b10) are declared to denote the three distinct states of the system.

An always block triggers at the positive edge of the clock to ascertain the current state of the system. If the reset signal is activated, the current state transitions to idle; otherwise, the state should adopt the value of state_next. A case statement, incorporating the variable state within an always @ (*) block, is employed to determine the subsequent state of the system. Concurrently, appropriate values for the control signals must be assigned.

During the IDLE state, A_ MUX_sel and B_ MUX_sel assume values of 2'b00 and 1'b0, respectively, facilitating the selection of initial inputs A_in and B_in. Furthermore, A_en and B_en should be assigned 1'b1 to enable the registers to accept new inputs.

Within the BUSY state, swapping and subtraction operations occur. If A_lt_B equals 1, A and B are swapped to ensure A always represents the greater number. Criss-cross connections are established to feed the swapped numbers into the registers. Accordingly, A_MUX_sel is set to 2'b10 and B_MUX_sel to 1'b1. Again, A_en and B_en should be set to 1 to accept these new inputs. If A is greater than B, no swapping is required, and subtraction occurs directly. Thus, A_MUX_sel is set to 2'b01, selecting A-B as the input to register A while retaining the previous value of B. Consequently, A_en is set to 1'b1 and B_en to 1'b0.

In the DONE state, the system completes its calculations and cannot accept new inputs until the existing output is forwarded to the next module. Hence, A_en and B_en should be set to zero. These assignments can be encapsulated within the aforementioned case statement used to determine the next state.

Once the current state and next state are established, the output from the control path, gcd_valid, can be determined using a simple assignment statement. gcd_valid is assigned 1'b1 if the state is equivalent to DONE.

6 Results

In this section, we delve into a thorough evaluation of our design's performance by constructing a comprehensive test bench in Verilog. The primary aim of this test bench is to provide a varied set of inputs, known as stimuli, to our design. Subsequently, we analyze the resulting outputs meticulously to assess the effectiveness and reliability of our system.

Employing a test bench serves as a crucial step in validating our design's functionality and ensuring its alignment with the specified requirements. Through careful planning and thoughtful selection of stimuli, we conduct a comprehensive testing process to validate the integrity and robustness of our system's operation.

```
1 module gcd test;
 2 reg [7:0] A_in, B_in, A_gen, B_gen;
3 reg clk,reset, operands_val, ack_rcvd;
 wire [7:0] GCD, out_behav;

wire gcd_valid;
 7 integer delay,i;
 9 top_module gcd1(
10 .A_in(A_in),
11 .B_in(B_in),
12 .operands_val(operands_val),
13 .Clk(clk),
14 .Rst(reset),
15 .ack(ack_rcvd),
16 .gcd_out(GCD),
17 .gcd_valid(gcd_valid)
18);
19
20 gcd_behav gcd_behav1(.inA(A_in), .inB(B_in), .Y(out_behav));
23 #10 clk = ~clk;
24
25 initial begin
26 $dumpfile("dump2.vcd");
27 $dumpvars(0);
28 end
29
30 initial begin
31 drive reset;
32
33 for (i=0;i<5;i=i+1)
34 begin
35 A_gen = 14;
36 B_gen = 42;
37 drive_input(A_gen, B_gen);
38 check_output;
39 end
40
41 repeat(20)@(negedge clk)
42 $finish;
43 end
44
45 task drive_reset;
46 begin
47 $display ("Driving the reset");
48 \text{ clk} = 1'b0;
49 @ (negedge clk)
50 \text{ reset} = 0;
51 @ (negedge clk)
52 \text{ reset} = 1;
53 @ (negedge clk)
54 \text{ reset} = 0;
55 end
56 endtask
58 task drive input(input [7:0] A gen, B gen);
59 begin
60 $display ("Driving the Input");
61 @ (negedge clk)
62 operands_val = 1;
63 A_{in} = A_{gen};
64
65 B in= B gen;
66 @ (negedge clk)
67 operands_val = 0;
68 end
69 endtask
70
71 task check_output;
72 begin
73 @ (posedge gcd_valid)
74 $display ("Recieved GCD Valid");S
75 if(GCD == out_behav)
     $display ("Test Succeeded");
76
77 else
78 $display("Test failed");
79 \text{ delay} = 10;
80 repeat(delay)@(negedge clk)
```

```
1 module gcd test;
   reg [7:0] A in, B in, A gen, B gen;
 3 reg clk, reset, operands val, ack rcvd;
 4 wire [7:0] GCD, out_behav;
 5 wire gcd_valid;
 7 integer delay,i;
 9 top module gcd1(
10 .A in(A in).
11 .B in(B in),
12 .operands_val(operands_val),
13.Clk(clk),
14 .Rst(reset)
15 .ack(ack_rcvd),
16 .gcd out(GCD),
17 .gcd_valid(gcd_valid)
18);
20 gcd_behav gcd_behav1(.inA(A_in), .inB(B_in), .Y(out_behav));
23 #10 clk = \sim clk;
24
25 initial begin
26 $dumpfile("dump2.vcd");
27 $dumpvars(0);
28 end
30 initial begin
31 drive reset:
33 for (i=0;i<5;i=i+1)
34 begin
35 \text{ A gen} = 14;
36 B_gen = 42;
37 drive input(A gen, B gen);
38 check output;
39 end
40
```

Test Bench Code

We begin by initializing the test bench, specifying inputs as reg types and outputs as wire types. Subsequently, we instantiate the top_module and establish connections between its ports and the net by name. To generate a clock cycle lasting 10 seconds, we utilize an always block. Within the initial-begin block, we assign initial values and furnish stimuli necessary for testing our system. Initially, the clock and reset signals are set to zero and one, respectively. Subsequently, reset transitions to zero. Additionally, we set operand_valid to one to enable the system to accept inputs $A_i = 14$ and $B_i = 42$. Upon receiving input, the system initializes the GCD calculation. After a specified duration, we assert the ack signal. Finally, we utilize \$finish to conclude the simulation.

Expanding on the above, the test bench serves as a critical component in our design verification process. It ensures that our system operates as intended and meets the prescribed specifications. By meticulously setting up the test bench and providing appropriate stimuli, we can thoroughly assess the functionality and performance of our design. This rigorous testing process allows us to identify any potential issues or discrepancies and address them before deployment, ensuring the reliability and accuracy of our system.

The digital system initiates in the idle state with the clock at zero and reset set to one. Initially, the operand_valid signal remains inactive, holding the system in the idle state. After 10 seconds, operand_valid becomes active, allowing the system to accept inputs $A_- = 14$ and B_- in = 42. In the idle state, the MUX select signals are set to zero, directing values from the MUX outputs to the registers' inputs. Upon the second clock edge, the system transitions from idle to busy state, with A and B registers assuming values 0x0E and 0x2A, respectively. As B exceeds A, A_lt_B = 1 and B_eq_0 = 0. Thus, B is fed directly to MUX A and A is fed into MUX B (They both are Swapped). During the busy state, A_MUX_sel = 2'b10 and B_MUX_sel = 1'b1, resulting in A_MUX_out = 42 and B_MUX_out = 14. Subsequently, these values are transferred to A and B registers at the third clock edge.




Figure 7: Output Waveforms

Consequently, the system adjusts Sub_out to 28 , with A_MUX_sel = 2'b01 and B_MUX_sel = 1'b1, yielding A_MUX_out = 0x1C and B_MUX_out = 0x0E. This cycle continues until B values equalize to zero. Upon reaching this state, the system transitions to the done state, with A_en and B_en signals set to zero, indicating cessation of input acceptance by the registers. The gcd_valid signal is set to one, with gcd assigned the value of A, which is 0x0E (14). Finally, ack becomes high, leading gcd_valid to become zero at the subsequent clock edge, while gcd remains unchanged for one additional clock cycle.

7 Conclusion

In conclusion, our experiment successfully implemented a Verilog-based digital system that effectively finds the greatest common divisor (GCD) of two positive integers. We thoroughly considered various scenarios, including the selection of Euclid's algorithm for finding GCD, hierarchical modelling to divide the system into separate control and data paths, and hardware minimization using a subtractor instead of a divider or modulus operator. By optimizing our design, we were able to create an efficient and easy-to-implement system. The hierarchical modelling technique we utilized was particularly effective in improving the design quality and ease of use. Breaking down the system into smaller, more manageable modules allowed for comprehensive testing and the correction of errors before the modules were combined within the top module.