
Assignment No.1

EE5530: Principles of SoC Functional Verification

Nakul C - 122101024

Problem Statement

• Implement the design. Introduce a bug in the decoder logic. Write a task based Verilog testbench to catch it.



Simple Memory Module

```
// Simple Memory Module in Verilog
module simple_memory #(parameter ADDR_WIDTH = 12, DATA_WIDTH = 16) (
input clk, // Clock
```

```
input we, // Write Enable
4
       input [ADDR_WIDTH-1:0] addr,
       input [DATA_WIDTH-1:0] din,
       output reg [DATA_WIDTH-1:0] dout
   );
8
       reg [DATA_WIDTH-1:0] mem [0:(1<<ADDR_WIDTH) -1];
9
10
       always @(posedge clk) begin
11
           if (we)
12
               mem[addr] <= din; // Write operation
13
           else
14
                dout <= mem[addr]; // Read operation
15
       end
16
  endmodule
```

The given Verilog module implements a **synchronous memory unit** with configurable address and data widths, making it adaptable for various applications requiring temporary data storage.

Parameterized Address and Data Width

The module allows customization of the address (ADDR_WIDTH) and data (DATA_WIDTH) sizes using parameters. The memory size is determined as 2^{ADDR_WIDTH} locations, each storing DATA_WIDTH-bit values.

Memory Array Declaration

A register array mem is declared to store data, where the number of memory locations is defined as 2^{ADDR_WIDTH} .

Clock-Synchronized Read and Write Operations

- Write Operation (we = 1): The input data (din) is stored at the memory location specified by addr.
- Read Operation (we = 0): The data from the memory location specified by addr is assigned to the output (dout).
- Both operations occur on the **rising edge of the clock** (posedge clk), ensuring synchronization.

Composite Memory

```
// Simple Memory Module in Verilog
module simple_memory #(parameter ADDR_WIDTH = 12, DATA_WIDTH = 16) (
input clk, // Clock
input we, // Write Enable
input [ADDR_WIDTH-1:0] addr,
input [DATA_WIDTH-1:0] din,
output reg [DATA_WIDTH-1:0] dout
);
```

```
[DATA\_WIDTH-1:0] mem [0:(1 < < ADDR\_WIDTH) - 1];
9
10
       always @(posedge clk) begin
11
           if (we)
               mem[addr] <= din; // Write operation
13
           else
14
                dout <= mem[addr]; // Read operation
15
       end
16
   endmodule
   // Composite Memory Module in Verilog
18
   module composite_memory (
19
       input clk,
                    // Clock
20
                    // Write Enable
       input we,
21
       input [15:0] addr, // 16-bit address
22
       input [7:0] din,
                           // 8-bit input data
23
       output reg [7:0] dout // 8-bit output data
24
25
   );
       // Memory bank selection (4 memory modules)
26
       wire [1:0] bank_sel = addr[15:14]; // Upper 2 bits decide the bank
27
       wire [13:0] local_addr = addr[13:0]; // Lower 14 bits for memory
28
          access
29
       // Output data from each memory bank
30
       wire [7:0] dout0, dout1, dout2, dout3;
31
32
       // Memory Modules (16K x 8-bit each)
33
       simple\_memory \#(14, 8) mem0 (.clk(clk), .we(we \& (bank\_sel = 2'b00))
          ), .addr(local_addr), .din(din), .dout(dout0));
       simple\_memory \#(14, 8) mem1 (.clk(clk), .we(we \& (bank\_sel = 2'b01))
35
          ), .addr(local_addr), .din(din), .dout(dout1));
       simple\_memory \#(14, 8) mem2 (.clk(clk), .we(we \& (bank\_sel = 2'b10))
36
          ), .addr(local_addr), .din(din), .dout(dout2));
       simple_memory \#(14, 8) mem3 (.clk(clk), .we(we & (bank_sel = 2'bl1)
          ), .addr(local_addr), .din(din), .dout(dout3));
38
       // Read MUX: Select the correct memory module's output
39
       always @(*) begin
40
           case (bank_sel)
41
                2'b00: dout = dout0;
                2'b01: dout = dout1;
43
                2'b10: dout = dout2;
44
                2'b11: dout = dout3;
45
                default: dout = 8'b0;
46
           endcase
47
       end
48
   endmodule
```

Memory Bank Selection

The composite memory is divided into 4 separate memory banks. Each memory bank is created using the simple_memory module. These banks are selected based on the upper 2 bits of the address (16-bit address). The selection mechanism is done through the bank_sel signal,

which is derived from the upper 2 bits of the address (addr[15:14]). This 2-bit selection chooses one of the four banks:

- $00 \rightarrow \text{Bank } 0$
- $01 \rightarrow \text{Bank } 1$
- $10 \rightarrow \text{Bank } 2$
- $11 \rightarrow \text{Bank } 3$

Memory Bank Structure

Each of the 4 memory banks is instantiated using the simple_memory module, with each module having a 16K x 8-bit memory configuration (simple_memory #(14, 8)). The local_addr (the lower 14 bits of the address) is used to access the memory locations within each of the four banks. This ensures that each memory module has access to the same address space, but only one bank can be accessed at a time based on the bank_sel signal.

Write Enable Control

The write enable (we) signal is controlled so that only the selected memory bank can perform write operations. This is achieved by using the condition we & (bank_sel == <bank>) for each memory bank:

• For example, we & (bank_sel == 2'b00) ensures that only the first bank performs a write operation when we is high and the bank_sel is 00.

This selective control prevents write conflicts between the memory banks, ensuring that each bank operates independently.

Read Operation

When reading data, the output data is selected based on the memory bank using a multiplexer (case statement). Depending on the value of bank_sel, the corresponding memory bank's output (dout0, dout1, dout2, dout3) is assigned to the output (dout) of the composite memory module. For example, when bank_sel == 2'b00, the output is taken from dout0, which is the output of mem0.

Composite Memory Testbench

```
// Task Based Testbench for the Composite Memory
  module composite_memory_tb;
       reg clk;
3
       reg we;
4
       reg [15:0] addr;
5
       reg [7:0] din;
6
       wire [7:0] dout;
       reg [7:0] r_data; // Declare r_data before use
9
       // Instantiate the composite_memory module
10
       composite_memory uut (
11
```

```
. clk (clk),
12
            .we(we),
13
            .addr(addr),
            . din (din),
            . dout (dout)
16
       );
17
18
       // Clock generation
19
       always \#5 clk = ^{\circ} clk;
21
       // Task for writing data
22
       task write_mem;
23
            input [15:0] t_addr;
24
            input [7:0] t_din;
25
            begin
                @(posedge clk);
27
                we = 1;
28
                 addr = t_-addr;
29
                 din = t_din;
30
                @(posedge clk);
31
                we = 0; // Disable write after one cycle
            end
33
       endtask
34
35
       // Task for reading data (fix: store output in 'r_data')
36
       task read_mem;
37
            input [15:0] t_addr;
            begin
39
                @(posedge clk);
40
                 addr = t_addr;
41
                we = 0; // Ensure write is disabled
42
                @(posedge clk);
43
                 #1; // Small delay to allow dout to stabilize
                 r_data = dout;
45
            end
46
       endtask
47
48
49
       initial begin
50
51
            $dumpfile("waveform.vcd");
52
            $dumpvars(0, composite_memory_tb);
53
54
            // Initialize signals
            clk = 0;
            we = 0;
57
            addr = 0;
58
            din = 0;
59
60
            #10; // Wait for reset period
62
            // Write and Read test
63
            $\display("Writing and Reading Test");
64
```

```
write_mem (16'h0000, 8'hA5); // Write to bank 0
65
            write_mem(16'h4001, 8'h5A); // Write to bank 1
66
            write_mem(16'h8002, 8'h3C); // Write to bank 2
67
            write_mem(16'hC003, 8'h7E); // Write to bank 3
69
            #10; // Wait some time
70
71
            // Read back values
72
            read_mem (16 'h0000);
            $\display("\text{Read-from-0x00000:-\hat{h}-(Expected:-A5)", r_data);}
74
            read_mem (16 'h4001);
75
            $\display("Read - from - 0x4001: -\%h - (Expected: -5A)", r_data);
76
            read_mem (16 'h8002);
77
            $\display("\text{Read-from-0x8002:-\hata);} (Expected:-3C)", r_data);
78
            read_mem (16 'hC003);
79
            $\display("Read-from-0xC003:\%h-(Expected:-7E)", r_data);
80
81
            #10;
82
            $stop;
83
       end
84
   endmodule
```

This testbench verifies the functionality of the composite_memory module, which consists of multiple memory banks that are selected based on the address input. The testbench exercises both write and read operations, ensuring that the composite memory is functioning as intended.

Module Instantiation

The testbench begins by instantiating the composite_memory module (uut stands for Unit Under Test), passing the necessary inputs:

- Clock (clk)
- Write Enable (we)
- Address (addr)
- Data Input (din)
- Data Output (dout)

Clock Generation

The clock signal (clk) is generated using an always block, toggling every 5 time units (#5), which ensures a continuous clock signal for the entire simulation.

Task Definitions

Two tasks are defined within the testbench to simplify and modularize the test process: write_mem and read_mem.

Write Memory Task (write_mem)

This task writes data to the memory by setting the we signal to 1, assigning an address (addr) and data input (din), and then waiting for one clock cycle. After the data is written, the we signal is set to 0 to disable writing.

Read Memory Task (read_mem)

This task reads data from the memory by setting the we signal to 0 (to ensure the module is in read mode), assigning the address (addr), and then waiting for the next clock cycle. After the clock edge, a small delay (#1) ensures that the output data (dout) has stabilized, after which it is assigned to r_data.

Test Procedure

In the initial block, the signals are initialized, and a sequence of memory write and read operations is performed:

- Write Operations: Four different addresses are selected for writing data into the memory:
 - Address 16'h0000: Data 8'hA5 (Bank 0)
 - Address 16'h4001: Data 8'h5A (Bank 1)
 - Address 16'h8002: Data 8'h3C (Bank 2)
 - Address 16'hC003: Data 8'h7E (Bank 3)

The task write_mem is called for each address and corresponding data.

- Read Operations: After a short delay (#10), the memory is read back from the same addresses:
 - Address 16'h0000: Expected data A5
 - Address 16'h4001: Expected data 5A
 - Address 16'h8002: Expected data 3C
 - Address 16'hC003: Expected data 7E


The task read_mem is used to read from each address and store the result in r_data. The values of r_data are displayed using the \$display system task.

The expected output in the \$display statements would be:

- Reading from address 0x0000 should yield A5.
- Reading from address 0x4001 should yield 5A.
- Reading from address 0x8002 should yield 3C.
- Reading from address 0xC003 should yield 7E.

Waveform Dumping

The testbench also includes functionality to dump the simulation waveform for visualization. This is done using the \$dumpfile and \$dumpvars system tasks. The generated waveform can be viewed using a waveform viewer, providing a visual representation of the signals over time.



Simulation Control

The simulation runs for a short period, waits for the write and read operations to complete, and then halts with the \$stop command. This allows for an examination of the results at the end of the simulation.

```
# KERNEL: Writing and Reading Test
# KERNEL: Read from 0x0000: a5 (Expected: A5)
# KERNEL: Read from 0x4001: 5a (Expected: 5A)
# KERNEL: Read from 0x8002: 3c (Expected: 3C)
# KERNEL: Read from 0xC003: 7e (Expected: 7E)
# RUNTIME: Info: RUNTIME_0070 testbench.sv (83): $stop called.
```

Bug Detection

```
// Memory bank selection (4 memory modules)
wire [1:0] bank_sel = addr[14:13]; // Bug: using wrong bits for bank selection
wire [1:0] bank_sel_read = addr[15:14];
wire [13:0] local_addr = addr[13:0]; // Lower 14 bits for memory access
```

Incorrect Bank Selection Issue

The bank_sel signal in the composite memory module is responsible for selecting one of four memory banks based on the address. However, the selection is incorrectly based on the address bits addr[14:13], which may not align with the intended bank selection logic.

Bank Selection Bug and Its Implications

The intended bank selection logic in the system relies on the upper two address bits, specifically addr[15:14]. However, due to a bug, the code is using addr[14:13] for determining the memory bank. This discrepancy has significant implications for the "Write and Read" test conducted on the composite memory module.

Correct Bank Selection Logic


Under the correct bank selection logic, the upper two bits of the address (addr[15:14]) should dictate which memory bank is accessed. Each 16-bit address space is mapped to one of four banks as follows:

- $00 \rightarrow \text{Bank } 0$
- $01 \rightarrow \text{Bank } 1$
- $10 \rightarrow \text{Bank } 2$
- $11 \rightarrow \text{Bank } 3$

Impact of the Bug

Due to the use of addr[14:13] instead of addr[15:14], the bank selection becomes misaligned. The effect on the test is as follows:

- The write operation write mem(16'h0000, 8'hA5) correctly targets Bank 0, as the address 0x0000 has the upper 2 bits as 00.
- The write operation write_mem(16'h4001, 8'h5A) incorrectly targets Bank 3, as the address 0x4001 has the upper 2 bits as 10 but should have selected Bank 1.
- Similarly, the write operations write_mem(16'h8002, 8'h3C) and write_mem(16'hC003, 8'h7E) will mistakenly target Bank 0 and Bank 1, whereas they should access Bank 2 and Bank 3, respectively.



Effects on Read Operations

The incorrect bank selection also affects the reading process:

- During the read operation for 16'h4001, data will be read from Bank 3 instead of the expected Bank 1.
- Likewise, for addresses 16'h8002 and 16'hC003, data will be read from Bank 0 and Bank 1, despite them being intended for Banks 2 and 3.

```
# KERNEL: Writing and Reading Test
# KERNEL: Read from 0x0000: a5 (Expected: A5)
# KERNEL: Read from 0x4001: xx (Expected: 5A)
# KERNEL: Read from 0x8002: xx (Expected: 3C)
# KERNEL: Read from 0xC003: xx (Expected: 7E)
# RUNTIME: Info: RUNTIME_0070 testbench.sv (83): $stop called.
```

Conclusion

The issue arises from the incorrect mapping of address bits for bank selection, causing unintended memory banks to be accessed. As a result, this leads to data overwriting or incorrect data retrieval during read operations, causing test failures. The bug can be resolved by correcting the bank selection logic to use addr[15:14], ensuring proper access to the intended memory banks.

EDAPLAYGROUND Link

You can view or run the Verilog code in EDAPLAYGROUND Click here to visit EDAPLAYGROUND