# Assignment No.4

EE5530: Principles of SoC Functional Verification

Nakul C - 122101024

### Problem Statement

This assignment involves modifying an existing SystemVerilog testbench for a GCD module by introducing a modular architecture. The enhanced testbench will include components such as a generator, driver, monitor, scoreboard, interface, clocking block, and synchronization using mailboxes and events. These will be organized within an environment and controlled through a test module. The complete setup will be simulated and validated on EDA Playground.

## Device Under Test (DUT): GCD Module

The Device Under Test (DUT) for this project is a hardware implementation of the **Greatest Common Divisor (GCD)** computation module. The DUT follows a modular design, split into two major subcomponents: the **datapath** and the **control path**, both of which are instantiated and interconnected within the top\_module.

#### Overview

The purpose of the DUT is to compute the GCD of two 8-bit input numbers, **A\_in** and **B\_in**. It implements an iterative version of the Euclidean algorithm, continuously subtracting the smaller number from the larger until one of them becomes zero. The remaining non-zero number is the GCD.

The DUT also includes control and handshake signals to interact with a testbench or a driver module, ensuring synchronization and correctness of operation.

## Top Module

The top\_module instantiates and connects the datapath and control path modules. It manages the input and output signals and routes them appropriately.

#### • Inputs:

- A\_in (8-bit): First operand for the GCD computation.
- B\_in (8-bit): Second operand for the GCD computation.
- operands\_val: Indicates that the input operands are valid and the computation can begin.
- Clk: Clock signal for synchronous operations.

- Rst: Asynchronous reset signal to initialize the system.
- ack: Acknowledgement signal used to reset the DUT after computation is complete.

#### • Outputs:

- gcd\_out (8-bit): Output representing the computed GCD.
- gcd\_valid: Flag indicating that the output gcd\_out is valid and ready to be read.

### Datapath Module

The datapath module performs the core arithmetic operations required by the GCD algorithm. It consists of the following components:

- Two 8-bit registers **A** and **B** to store the operands.
- Multiplexers to select between inputs and outputs for updating the registers.
- Combinational logic for subtraction and comparisons (A\_lt\_B, B\_eq\_0).

The datapath is controlled by enable signals and select lines generated by the control path.




Figure 1: Architecture for the data path

#### Control Path Module

The controlpath module is a finite state machine (FSM) responsible for controlling the datapath operations. It has three main states:

- 1. **idle**: Waits for valid operands.
- 2. busy: Executes the iterative subtraction steps of the GCD algorithm.
- 3. **done**: Signals the end of computation and waits for an acknowledgment to reset.

The control path generates:

- Multiplexer select signals for A and B inputs.
- Enable signals for updating registers.
- gcd\_valid signal indicating computation completion.




Figure 2: FSM for the states of the system

### Testbench Architecture

The testbench is structured to verify the functionality of the **GCD module** using a modular approach. It includes several SystemVerilog classes and interfaces organized to simulate and validate the **design under test (DUT)**. Below is an overview of the components used:

- Interface (gcd\_if) Connects the DUT and testbench components, carrying signals such as inputs, outputs, clock, and reset.
- Package (gcd\_pkg) Encapsulates all class definitions, including the packet, generator, driver, monitor, scoreboard, and DUT model.
- **Generator** Produces randomized input transactions and stores the expected results in a queue.

- Driver Drives input values from the generator to the DUT through the interface.
- Monitor Observes outputs from the DUT and forwards them to the scoreboard.
- Scoreboard Compares DUT outputs with expected results to validate correctness.
- Mailboxes Used for communication between the generator and driver.
- Clocking A 100MHz clock is generated using a simple always block.
- Simulation Flow The generator is run first to populate transactions. Then, the driver and monitor run concurrently, and the scoreboard evaluates the outputs.

The simulation is controlled from a **top-level module** (tb\_top) where components are instantiated, connected, and executed. The simulation logs key events and terminates upon completion of all transactions.

### GCD Interface (gcd\_if)

The **gcd\_if** is a SystemVerilog interface that groups all the signals used to interact with the GCD (Greatest Common Divisor) hardware module. It includes the input signals **A\_in** and **B\_in** for supplying the two numbers whose GCD needs to be calculated. The **operands\_val** signal indicates when valid inputs are being sent, and **ack** is used to acknowledge receipt of the GCD result. The **Rst** signal resets the DUT. On the output side, **gcd\_out** provides the calculated GCD, and **gcd\_valid** indicates when the result is ready.

The interface also includes a **clocking block** named **cb**, which synchronizes signal interaction with the rising edge of the clock **Clk**. The clocking block defines which signals are driven by the testbench (**output**) and which ones are read from the DUT (**input**), helping maintain proper timing and avoiding race conditions. Using an interface like this makes the testbench cleaner and keeps the communication with the DUT well-organized.

```
// GCD Interface
   interface gcd_if(input bit Clk);
       logic
              [7:0] A_in;
3
             [7:0] B<sub>-in</sub>;
       logic
4
       logic operands_val;
5
       logic ack;
6
       logic [7:0] gcd_out;
7
       logic gcd_valid;
8
       logic Rst;
9
10
       // Clocking blocks
11
       clocking cb @(posedge Clk);
12
            output A_in, B_in, operands_val, ack, Rst;
13
            input gcd_out, gcd_valid;
14
       endclocking
15
   endinterface
```

## Transaction Class (gcd\_packet)

The **gcd\_packet** class represents a transaction object that holds the data required to test the GCD (Greatest Common Divisor) hardware module. It includes two randomized 8-bit

operands, **A** and **B**, which are the inputs to the GCD calculation. The **operands\_valid** flag indicates whether the operands are valid and ready to be sent to the DUT (Device Under Test). The constructor function **new()** initializes the **operands\_valid** signal to logic high (**1'b1**) by default.

A constraint block named **c\_valid** ensures that the randomized values of **A** and **B** fall within a meaningful range of 10 to 200. This avoids trivial cases (like zeros or ones) that could lead to less meaningful test scenarios, ensuring more robust testing.

The display() function is provided for debugging purposes. It prints out the values of A, B, and operands\_valid with an optional prefix string to identify the source of the message.

Additionally, the class includes a **copy()** function that creates a deep copy of the current transaction object. This ensures that when a packet is added to a queue, it retains its values independently, avoiding unintended modifications due to reference sharing. This design makes the testbench more modular, readable, and easier to debug.

```
// Transaction Class
   class gcd_packet;
       rand bit [7:0] A;
3
       rand bit [7:0] B;
       bit operands_valid;
5
6
       function new();
7
            operands_valid = 1'b1;
8
       endfunction
9
10
       // Constraint to make A and B meaningful
11
       constraint c_valid {
12
            A inside {[10:200]};
                                     // Avoid trivial cases
13
            B inside \{[10:200]\};
14
       }
15
16
       // Displaying the generated packets for debugging
17
        function void display (string prefix = "");
18
            $\display(\cdot\%s \cdot A == \%0d, \cdot B == \%0d, \cdot operands_valid \( == \%0b'', \quad prefix, A, \)
19
                 B, operands_valid);
       endfunction
20
21
       // Deep copy method
22
        function gcd_packet copy();
23
            gcd_packet pkt_copy = new();
24
            pkt\_copy.A = this.A;
25
            pkt_copy.B = this.B;
26
            pkt_copy.operands_valid = this.operands_valid;
27
            return pkt_copy;
28
       endfunction
29
30
   endclass
```

### Golden Reference Model (calc\_gcd())

The **calc\_gcd** function is a SystemVerilog implementation of the golden reference model used to compute the Greatest Common Divisor (GCD) of two input integers, **a** and **b**. It uses the standard Euclidean algorithm to perform the calculation. The function initializes a temporary variable **temp** and enters a **while** loop that continues as long as **b** is not zero. Inside the loop, **temp** temporarily stores the value of **b**. The variable **b** is then updated with the remainder of **a** divided by **b** (i.e., **a** % **b**), and **a** is assigned the value of **temp**. An additional check is made: if **a** becomes zero, the function returns **b**. Once **b** becomes zero, the function exits the loop and returns **a**, which holds the final GCD result. This golden model serves as a reliable reference to verify the outputs of the DUT.

```
// GCD Function (Golden Model)
   function int calc_gcd(input int a, input int b);
       int temp;
3
4
       // Special case: if a is 0, return 1
5
6
       while (b != 0) begin
7
            temp = b;
8
            b = a \% b;
            a = temp;
10
            if (a == 0)
11
               return b;
12
       end
13
14
       return a;
15
16
   endfunction
17
```

#### **Driver Class**

The **driver class** is a key component of the testbench responsible for driving the input values into the **Design Under Test (DUT)**. It interacts with the **generator** through a mailbox, retrieving packets containing input values and sending them to the DUT via the **gcd\_if** interface. The class is designed to work in a continuous loop, consuming data from the mailbox, waiting for random delays to simulate real-world conditions, and then sending the data to the DUT. This helps in ensuring the DUT is tested under various input scenarios.

The new() function in the driver class initializes the driver by taking in the **interface** and the **mailbox** as arguments. The vif is a virtual interface handle that connects the driver to the DUT, while gen2drv is the mailbox used for receiving the input packets from the generator. This setup enables easy communication between components of the testbench while maintaining modularity. The function prepares the driver class to operate in the simulation by setting up these essential elements.

The run() task is the core of the **driver** functionality. It begins by asserting a reset pulse to the DUT, ensuring that the system starts from a known state. After the reset, the task enters a continuous loop where it checks if the mailbox contains any data from the generator. If the mailbox is empty, the driver will display a message and terminate. If packets are available, the driver retrieves them, waits for a random period (using **\$urandom\_range**), and then drives

the values of A\_in and B\_in to the DUT.

The task waits for the DUT to assert the gcd\_valid signal, indicating that the computation has been completed, and the output is valid. After that, the driver asserts an acknowledgment signal ack to indicate that the DUT can reset or handle subsequent computations. This process continues indefinitely until the mailbox is empty or the task is completed. The random delays and acknowledgment mechanism mimic real-world processing times and provide a realistic simulation of the GCD computation sequence.

```
// Driver Class
   class driver;
       virtual gcd_if vif;
4
       mailbox gen2drv;
5
6
       function new(virtual gcd_if vif, mailbox gen2drv);
7
           this.vif = vif;
8
           this.gen2drv = gen2drv;
       endfunction
10
11
12
       task display_mailbox(mailbox mbox, string header = "[DRIVER] - Mailbox
13
          - Contents:");
           automatic int count = mbox.num();
           automatic gcd_packet pkt;
15
           automatic gcd_packet queue_copy[$]; // Temporary queue to store
16
                items
17
           $\display(\gamma\size:\gamma\text{0d})\gamma, header, count);
18
19
           // Dequeue all items temporarily and display them
20
           for (int i = 0; i < count; i++) begin
21
               mbox.get(pkt);
22
               queue_copy.push_back(pkt);
23
24
                i, pkt.A, pkt.B);
26
           end
27
28
           // Put them back into the mailbox
29
           foreach (queue_copy[i]) begin
30
               mbox.put(queue_copy[i]);
31
           end
32
       endtask
33
34
35
       task run();
36
           gcd_packet pkt;
38
           vif.cb.Rst \ll 1;
39
           repeat (2) @(vif.cb); // Reset pulse
40
           vif.cb.Rst \le 0;
41
```

42

```
forever begin
43
44
              if (!gen2drv.num()) begin
45
                 $display("[%0t] DRIVER: Input mailbox is empty, finishing...
47
                    ", $time):
                 repeat (5) @(vif.cb);
48
                 break;
49
                     end
51
52
                 // Get packet from generator
53
                 gen2drv.get(pkt);
54
                 // display_mailbox(gen2drv); // Used for debugging
55
                 // Wait random time before sending operands
                 repeat ($urandom_range(1, 5)) @(vif.cb);
58
59
                 vif.cb.A_in \le pkt.A;
60
                 vif.cb.B_{in} \le pkt.B;
61
                 vif.cb.operands_val <= pkt.operands_valid;</pre>
63
                @(vif.cb); // One clock
64
65
                 vif.cb.operands_val <= 0; // De-assert after sending
66
                @(vif.cb);
67
68
                 wait (vif.gcd_valid == 1);
69
70
                 repeat ($urandom_range(1, 5)) @(vif.cb);
71
                 vif.cb.ack \ll 1;
72
                @(vif.cb);
73
                 vif.cb.ack \le 0;
75
              //$display("[%0t] DRIVER: Packet with A = %0d, B = %0d sent",
76
                   $time, pkt.A, pkt.B);// Used for debugging
77
78
            end
79
80
            $\display("[\%0t] \cdot DRIVER: \tau Task \cdot completed!", $\text{$time});
81
       endtask
82
83
   endclass
```

#### Monitor

The monitor class is a crucial component in the testbench that observes the output signals of the **Design Under Test (DUT)**. It is responsible for monitoring the gcd\_valid signal and verifying that the output produced by the DUT matches the expected results. The monitor interacts with the scoreboard to ensure the correctness of the GCD computation by checking the validity of the output whenever the gcd\_valid signal is asserted.

The new() function initializes the monitor class by taking in two arguments: the vif (virtual interface) and the scoreboard handle. The vif provides the monitor access to the signals of the DUT, while the sb scoreboard allows the monitor to compare the observed output with the expected results stored in the scoreboard. This setup ensures that the monitor can effectively validate the DUT's performance during the simulation.

The run() task is the main operational component of the monitor class. It continuously monitors the gcd\_valid signal by waiting for a positive edge on the clock (posedge vif.Clk). Whenever gcd\_valid is asserted (indicating that the DUT has completed a computation), the monitor checks the output value gcd\_out and calls the check\_output() method of the scoreboard to verify the result. This check is performed only when the gcd\_valid signal transitions from 0 to 1, ensuring that the monitor accurately detects valid output events.

The task also monitors the **expected output queue** in the scoreboard. If the queue is empty, indicating that all transactions have been processed and checked, the monitor displays a message and terminates the task. To ensure synchronization, the monitor waits for a few additional clock cycles before finishing. This process guarantees that all outputs are checked before the monitor completes its execution, ensuring that the DUT behaves as expected throughout the simulation.

```
// Monitor Class
   class monitor;
        virtual gcd_if vif;
3
       scoreboard sb;
4
5
6
     function new(virtual gcd_if vif, scoreboard sb);
7
            this.vif = vif;
8
            this.sb = sb;
9
        endfunction
10
11
12
13
       task run();
14
            bit prev_gcd_valid = 0;
15
16
            forever begin
17
                 @(posedge vif.Clk);
18
19
                 if (vif.gcd_valid === 1 && prev_gcd_valid === 0) begin
20
                      // Check the output when gcd_valid is asserted
21
                     sb.check_output(vif.gcd_out, $time);
22
                 end
23
24
                prev_gcd_valid = vif.gcd_valid;
25
26
                 // Exit when the expect_queue in the scoreboard is empty
27
               if (sb.expect_q.empty()) begin
28
                      $\frac{1}{3}\text{display} ("[\%0t] \text{-MONITOR: -All-transactions-checked, -
29
                         finishing...", $time);
```

```
repeat (5) @(posedge vif.Clk); // Add some
30
                                    clock cycles for synchronization
                      break:
31
                 end
32
             end
33
34
             $\display("[\%0t] \tag{MONITOR: \tag{Task-completed!"}, $\time);
35
        endtask
36
   endclass
37
```

#### Scoreboard

The scoreboard class is an essential component of the testbench responsible for tracking and comparing the expected results with the actual output produced by the **Design Under Test (DUT)**. It uses a queue, expect\_q, to store the expected GCD results, and provides functionality to check the correctness of the DUT's output during the simulation. The scoreboard works closely with the monitor to ensure the accuracy of the computations performed by the DUT.

The new() function initializes the scoreboard class by taking a reference to the expected result queue (expect\_q[\$]) as an argument. This allows the scoreboard to access the expected results and compare them with the actual output from the DUT. The reference to the expected queue ensures that the scoreboard is always synchronized with the current state of the expected results during the simulation.

The display\_expect\_q() task is used to display the contents of the expected result queue (expect\_q) for debugging purposes. It shows the size of the queue and the values stored in it, allowing users to track the expected outputs. This task is useful for visualizing the expected GCD values during simulation but is typically commented out during normal operation to avoid unnecessary output.

The check\_output() task is called by the monitor whenever a valid output is received from the DUT. It compares the actual output from the DUT with the expected value popped from the front of the expect\_q queue. If the values match, a PASS message is displayed; otherwise, a FAIL message is shown. This task ensures that the DUT is functioning correctly by verifying that its outputs align with the expected results, providing essential feedback during simulation.

```
// Monitor Class
   class monitor;
       virtual gcd_if vif;
3
       scoreboard sb;
4
5
6
     function new(virtual gcd_if vif, scoreboard sb);
7
            this.vif = vif;
8
            this.sb = sb;
9
       endfunction
10
11
13
```

```
task run();
14
             bit prev_gcd_valid = 0;
15
             forever begin
17
                  @(posedge vif.Clk);
18
19
                  if (vif.gcd_valid === 1 && prev_gcd_valid === 0) begin
20
                       // Check the output when gcd_valid is asserted
21
                       sb.check_output(vif.gcd_out, $time);
22
                  end
23
24
                 prev_gcd_valid = vif.gcd_valid;
25
26
                  // Exit when the expect_queue in the scoreboard is empty
27
                if (sb.expect_q.empty()) begin
                       $\frac{1}{3}\text{display} ("[\%0t] \cdot MONITOR: -All-transactions-checked, -
29
                           finishing ... ", $time);
                                  repeat (5) @(posedge vif.Clk); // Add some
30
                                     clock cycles for synchronization
                       break;
31
                  end
32
             end
33
34
             $\frac{\pmathsquare}{\pmathsquare} \text{ ("[\%0 t] \cdot MONITOR: \cdot Task \cdot completed!", \sharp \text{time});
35
36
   endclass
```

#### Generator

The **generator class** is responsible for creating random test data to validate the functionality of the **Design Under Test (DUT)**. It generates random input packets of GCD values, which are then sent to the **driver** for processing. This interaction is facilitated through a mailbox (gen2drv), allowing the generator to communicate with the driver while keeping both components decoupled for better modularity.

The run() task is the core function of the generator class. It runs a loop 10 times, generating a new gcd\_packet on each iteration. Each packet is populated with random values using the randomize() function and displayed for debugging. The generated packet is then placed into the gen2drv mailbox, from where the driver retrieves it for further processing. Additionally, the expected GCD result for each packet is computed using the calc\_gcd() function and stored in the expect\_q queue for later comparison by the scoreboard.

By generating random input data and computing the expected results, the generator class ensures that the DUT is tested with diverse and unpredictable test cases. This aids in thoroughly validating the DUT's GCD functionality. The separation of packet generation, input delivery to the driver, and expected result storage in the scoreboard enables a well-structured and modular testbench.

```
1 // Generator Class
2
3 class generator;
4
```

```
mailbox gen2dry;
5
     int expect_q[$];
6
7
     function new(mailbox gen2drv);
8
       this.gen2drv = gen2drv;
9
     endfunction
10
11
     task run();
12
       repeat (10) begin
13
          gcd_packet pkt = new();
14
          pkt.randomize();
15
         pkt.display("[GEN]-Generated-packet-->");
16
17
          // Sending packet to driver
18
          gen2drv.put(pkt);
19
20
          // Saving expected output for scoreboard
21
          expect_q.push_back(calc_gcd(pkt.A, pkt.B));
22
       end
23
     endtask
24
25
   endclass
```

### Package

The gcd\_pkg package includes various components necessary for testing the GCD functionality of the Design Under Test (DUT). It imports the gcd\_packet, generator, calc\_gcd, driver, scoreboard, and monitor modules, which are responsible for packet generation, GCD calculation, driving values to the DUT, comparing outputs, and monitoring the simulation. These components work together to ensure the DUT is tested with a range of inputs and that its outputs are validated against the expected results.

```
package gcd_pkg;

include "gcd_packet.sv"

include "generator.sv"

include "calc_gcd.sv"

include "driver.sv"

include "scoreboard.sv"

include "monitor.sv"

endpackage
```

## Testbench Top Module

The tb\_top module serves as the top-level testbench for the GCD functionality simulation. It defines the main simulation setup, including the clock generation and connections to the Design Under Test (DUT). The clock is generated with a period of 10 ns, simulating a 100 MHz clock. The testbench uses the gcd\_if interface to connect the DUT to the rest of the test components, allowing for the input and output of the operands and results to be driven and monitored during the simulation.

In the initial block, the testbench is initialized by setting the clock to zero and displaying

simulation start messages. The generator instance (gen) is then created and run to generate random GCD input packets, which are sent to the driver via a mailbox (gen2drv). This step ensures that the input data is randomized and ready for processing by the DUT. The generated packets are displayed for debugging purposes, helping to track the inputs as they are sent to the DUT.

Once the packets are generated, the expected GCD results are passed to the scoreboard, and the instances for the scoreboard (sb), monitor (mon), and driver (drv) are created. The driver takes the input packets from the mailbox and applies them to the DUT. Meanwhile, the monitor continuously checks the DUT's output and compares it against the expected results stored in the scoreboard. Both the driver and monitor run in parallel, allowing for simultaneous driving and checking of the DUT's behavior.

Finally, the testbench finishes by displaying simulation completion messages and invoking \$finish to stop the simulation. This setup ensures that all test components — including the packet generator, driver, scoreboard, and monitor — work together to provide a comprehensive verification environment for the GCD functionality of the DUT. This modular structure allows for flexibility in testing and is an essential part of any SystemVerilog testbench.

```
'timescale 1ns/1ps
2
   "include "gcd_if.sv"
   "include "gcd_pkg.sv"
   import gcd_pkg::*;
7
   module tb_top;
9
       bit Clk;
10
       always #5 Clk = ~Clk;
                                  // 100MHz clock
11
       gcd_if gcd_vif(Clk);
12
13
       // Mailboxes
14
       mailbox gen2drv = new();
15
16
       // Scoreboard expected values
17
       int expect_q[$];
19
       // DUT
20
       top_module dut (
21
            A_{in}(gcd_{vif}.A_{in})
22
            .B_{in}(gcd_{vif}.B_{in})
23
            . operands_val(gcd_vif.operands_val),
24
            . Clk (Clk),
25
            . Rst (gcd_vif.Rst),
26
            .ack(gcd_vif.ack),
27
            .gcd_out(gcd_vif.gcd_out),
28
            . gcd_valid (gcd_vif.gcd_valid)
29
       );
30
31
       // Class Handles
32
       generator gen;
33
```

```
driver drv;
34
    scoreboard sb;
35
    monitor mon;
36
    initial begin
38
       Clk = 0;
39
40
       41
       $\display("************\SIMULATION-\STARTED**********");
       43
44
       // Creating instances
45
       gen = new(gen2drv);
46
47
       // Run generator first
       fork
49
         gen.run();
50
       join
51
52
       53
       55
56
57
       // Send expected_q to scoreboard
58
       expect_q = gen.expect_q;
59
60
       // Creating instances
       sb = new(expect_q);
62
       mon = new(gcd_vif, sb);
63
       drv = new(gcd_vif, gen2drv);
64
65
       // Run driver and monitor in parallel
       fork
67
         drv.run();
68
         mon.run();
69
       join
70
71
       72
       $\display("************SIMULATION-COMPLETE************");
73
       74
75
       $finish;
76
    end
77
78
 endmodule
```

## Simulation Log and Results

The simulation was executed using Synopsys VCS, as shown in the terminal output. The compilation and elaboration steps completed without any critical errors, although there were

warnings related to the use of queue methods that are extensions supported by VCS but not defined in the SystemVerilog LRM.

#### Packet Generation

A total of ten randomized test packets were generated. Each packet contains two operands, **A** and **B**, and an **operands\_valid** flag. The generated packets are displayed in the simulation log:

```
[TB] Generated packet -> A = 15, B = 30, operands_valid = 1

[TB] Generated packet -> A = 42, B = 187, operands_valid = 1

...

[TB] Generated packet -> A = 144, B = 90, operands_valid = 1
```

#### Transaction Verification

For each packet, the expected GCD was calculated using the golden model function **calc\_gcd()**. The DUT's output was compared against these expected results. The monitor displayed **PASS** messages confirming that the DUT's output matched the expected GCD for every transaction.

An example of the verification output is shown below:

```
[PASS] Time=95000 | DUT: 15 Expected: 15 [PASS] Time=365000 | DUT: 1 Expected: 1 [PASS] Time=625000 | DUT: 1 Expected: 1 [PASS] Time=865000 | DUT: 2 Expected: 2
```

Each message includes:

- Simulation time (in ps)
- DUT output value
- Expected output value from the golden model

## Simulation Completion

After processing all transactions, both the driver and monitor components completed their tasks, and the simulation was successfully terminated. The final messages confirm that all transactions were verified and no mismatches were found:

The simulation finished at time 2,505,000 ps with all test cases passing successfully, verifying the correctness of the DUT for the generated input scenarios.

# EDAPLAYGROUND Link

You can view or run the Verilog code in EDAPLAYGROUND Click here to visit EDAPLAYGROUND