

CSE231-OS Sec-B Mid-Semester Exam
Monsoon 2024

Q1 What is the output printed by the following snippet of pseudocode? If more than one answer is possible, list all the answers and the conditions under which each answer is possible. [5 pts]

```
1. int fd[2];
2. pipe(fd);
3. int rc = fork();
4. if(rc == 0) {
5.     close(fd[1]);
6.     printf("child1\n");
7.     read(fd[0], bufc, bufc_size);
8.     printf("child2\n");
9. }
10. else {
11.     close(fd[0]);
12.     printf("parent1\n");
13.     write(fd[1], bufp, bufp_size);
14.     wait();
15.     printf("parent2\n"); }
```

Q2 What are the possible outputs printed from the program snippet shown below? You may assume that the program runs on a modern Linux-like OS. You may ignore any output generated from "some executable". You must consider all possible scenarios of the system calls succeeding as well as failing. In your answer, clearly list all the possible scenarios, and the output of the program in each of these scenarios. [5 pts]

```
1. int ret = fork();
2. if(ret == 0) {
3.     printf("Hello1\n");
4.     exec(''some_executable'');
5.     printf("Hello2\n");
6. } else if(ret > 0) {
7.     wait();
8.     printf("Hello3\n");
9. } else {
10.    printf("Hello4\n"); }
```

Q3 Consider a code segment where a parent process forks a child process. The child process is responsible for counting the number of words in a text file and returning the count to the parent process. Fill in the blanks to complete the code. Provide brief explanations. [15 pts]

```
1. #include <stdio.h>
2. #include <stdlib.h>
3. #include <unistd.h>
4. #include <sys/wait.h>
5.
6. int count_words() {
7.     return 42; // Assume this is the word count for simplicity
8. }
```

```

9.
10. int main() {
11.     int pipefd[2];
12.     pipe(__); // Fill in the blank (1)
13.     int pid = fork();
14.     if (pid < 0) {
15.         perror("Fork failed");
16.         return 1;
17.     } else if (pid == 0) {
18.         // Child process
19.         close(__); // Fill in the blank (2)
20.         int word_count = count_words();
21.         write(__, &word_count, sizeof(word_count)); // Fill in the
blank (3)
22.         close(__); // Fill in the blank (4)
23.         exit(0);
24.     } else {
25.         // Parent process
26.         close(__); // Fill in the blank (5)
27.         int received_count;
28.         read(__, &received_count, sizeof(received_count)); // Fill in
the blank (6)
29.         close(__); // Fill in the blank (7)
30.         wait(NULL); // Wait for child to finish
31.         printf("Word count: %d\n", received_count);
32.     }
33.     return 0;
34. }
```

~~Q4 Consider a system with a 64 byte virtual address space, and a 16 byte page size. The mapping from virtual page numbers to physical frame numbers of a process is (0,8), (1,3), (2,11), and (3,1). Translate write your answer in decimal or binary.~~ [8 pts]

~~(a) 20 (b) 40~~

~~Q5 Consider a system with several running processes. The system is running a modern OS that uses virtual addresses and demand paging. It has been empirically observed that the memory access times in the system under various conditions are: t1 when the logical memory address is found in TLB cache, t2 when the address is not in TLB but does not cause a page fault, and t3 when the address results in a page fault. This memory access time includes all overheads like page fault servicing and logical-to-physical address translation. It has been observed that, on an average, 10% of the logical address accesses result in a page fault. Further, of the remaining virtual address accesses, two-thirds of them can be translated using the TLB cache, while one-third require walking the page tables. Using the information provided above, calculate the average expected memory access time in the system in terms of t1, t2, and t3.~~ [10 pts]


~~Q6 Consider a system with 8-bit virtual and physical addresses and 16 byte pages. One of the processes in this system has 4 logical pages, which are mapped to 3 physical pages in the following manner: logical page 0 maps to physical page 6, 1 maps to 3, 2 maps to 11, and logical page 5 is not mapped to any physical page yet. All the other pages in the virtual address space of the process are marked invalid in the page table. The MMU is given a pointer to this page table for address translation. Further, the MMU~~

has a small TLB cache that stores two entries, for logical pages 0 and 2. For each virtual address shown below, describe what happens when that address is accessed by the CPU. Specifically, you must answer what happens at the TLB (hit or miss?), MMU (which page table entry is accessed?), OS (is there a trap of any kind?), and the physical memory (which physical address is accessed?). You may write the translated physical address in binary format. (Note that it is not implied that the accesses below happen one after the other; you must solve each part of the question independently using the information provided above.)

(a) Virtual address 7 (b) Virtual address 20 (c) Virtual address 70 (d) Virtual address 80 [16 pts]

Q7 Label the conditions that would cause a process to move between the three states. Label it N/A if it doesn't happen.

[6 pts]



Q8 Consider a system with a single CPU core and three processes A, B, C. Process A arrives at t=0 and runs on the CPU for 10 time units before it finishes. Process B arrives at t=6, and requires an initial CPU time of 3 units, after which it blocks to perform I/O for 3 time units. After returning from I/O wait, it executes for a further 5 units before terminating. Process C arrives at t=8, and runs for 2 units of time on the CPU before terminating. For each of the scheduling policies below, calculate the time of completion of each of the three processes. Recall that only the size of the current CPU burst (excluding the time spent for waiting on I/O) is considered as the "job size" in these schedulers. Explain your answer in as much detail as possible.

[15 pts]

a) First Come First Serve b) Shortest Job First c) Shortest Remaining Time First

Q9 With the least frequently used (LFU) policy for page replacement, find the number of hits, misses and the hit rate for the following pages. The cache/frame size is 3. Show all the steps, including the state of the cache at each step, along with indicating the frequency of the page. Clearly state your assumptions, for example, in the case of a tie.

[20 pts]

Page sequence: 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1

Q10 Use the clock algorithm that considers reference/use and dirty bits for replacing pages. Find the number of hits, misses and the hit rate for the following pages. The cache/frame size is 4. The reference bit of all the pages is initially set to 1. The dirty bit of pages 1, 2, 3 are set to 1 and is 0 for the rest of the pages. Show all the steps, including the state of the cache at each step, the reference bit and the use bit for each page. Clearly state your assumptions, for example, the position of the clock hand.

[25 pts]

Page sequence: 1, 2, 3, 4, 5, 1, 6, 2, 7, 8, 1, 2, 9, 10