


$$TF(v_i, l) = SF(v_i, l) + PF(v_m, l) + PF(v_n, l) + SF(v_j, l) + SF(v_k, l)$$

MR-LC (G, l) obj. min. a.

while (all operations are scheduled)

{ Compute the time frame (mobility) for  
compute operations type probability  
compute self-force, prece/successor force  
Schedule the oper.  $v_i$  with least schedule  
force in its time frame

Logic Locking  
Design Specification



→ Hardware Trojan

- Malicious modification of the design.
- Reverse Engineering
- IP Piracy & over binding
- SOL: Logic Locking

Attack  
Threat model

what information can be available for the attacker

- Extract a gate level netlist from the layout reverse engineering
- Attacker has information about the design (whit box)
- Buy functional (by oracle) - Black box output of n

attack


- Functional attack
  - SAT attack
  - ATPG attack
  - Re-synthesis
- Structural attack
- ML bound attack

→ Random Logic Locking:

a	b	$a \oplus b$	$a \odot b$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

So attacker easily finds that if XOR key is 0, XNOR key is 1, so to make that Bubble Pushing

Bubble Pushing



→ output corruptibility (corruptability):

% of time an Key output will get wrong by the key insertion. need to get high corruptability so that attacker key he get output wrong mostly.

→ here we do in random location

→ Fault Analysis based Logic Locking (FLL):

Here we insert where the output gets wrong mostly! the corruptability is high.

Stack-at-zero, physical

Stack-at-one, fault

→ ATP → Automatic Test Pattern generation (tool)

→ Fault Impact

Strong Logic Locking:

Make the keys interdependent  
[dependent on other values of keys]  
one key value is

SAT Attack

Satisfiability Problem:


Given a formula  $f$ , is there a input for which  $f$  becomes TRUE

Boolean formula:  $f = a \wedge b$ ? Yes  $a=1, b=1, f=1$

$f = (a \wedge b) \wedge (a' \wedge b')$  unsatisfiable


Int Domain  $x+y > 10$ ;  $x, y$  int  $x=5, y=200, f=TRUE$

SMT solver can't be solved by SAT solver but by SMT solver



out = OR(XNOR(AND(a, b), k1), NAND(XNOR(NAND(b, c), k2), XNOR(NAND(a, c), k3)))

if (C)  
a = x+y; a = (ite, c) x+y, x-y  
else  
a = x-y



output	actual	locked	Possible Key
1	1	1	00, 01, 10, 11
0	0	1	Key=11
0	0	0	Key=00


because it identifies at least one key.



$a$  should be 1 if  $c=1$   
 $b \rightarrow c-1$   
 if output is 1  
 sensitise inputs for a  
 particular design i.e. given  
 output only input can be  
 guessed

Structural attack  
 based on  
 structural of the locking

Scan chain Access:



why testing some manipulation  
 malfunction may  
 happen [two wires  
 connected / short  
 circuit] before  
 fabrication testing  
 should be done

Scan enable = 1  $\rightarrow$  then for registers & combinational circuits  
 input will not be from

Scan enable = 0  $\rightarrow$  chain is broken / circuit is working as it is (original circuit)  
 Input will be from combinational circuits for registers

Scan enable = 1  $\rightarrow$  helps to set a specific value to the registers

- Reg in scan chain

- Run  $n$ -clk with  $SE=1$

- One clk run the design with  $SE=0$

- Run  $n$ -clk with  $SE=1$

- C-level locking:  $\rightarrow$  - constant - condition - operation


- how can u lock a c-code?

Expression locking

$a = b + c$

$a = k_1 ? x + y : b + c$

$a = k_1 ? b + c : b + c$



- Arithmetic Exp
- Conditional Statement
- Conditionally true (correct value,  $k_1=0$ )
- ( " "  $k_1=1$ )

ix (c)  
 $a = b + c$   
 else

$a = b - c$   $\rightarrow$  true  $k_2=0$

if (c < 0)

$a = b + c$  or

else  $a = b - c$

constant locking

$a = b + 5$   $k_3 = 6 \rightarrow a = b + 3 \oplus k_3$

$5 = 0101$

$a = b + 3 \oplus 6 = 0110$

$k_3 = 0011$

$0110 \rightarrow k_3$

$0011 \rightarrow 3$

$0101 - 5$

Logic Locking


Behavioural Level

RTL

Gate Level

difficult to identify semantic

info  $\rightarrow$  so functional / structural locking



Normal mode  
 $SE=0$  [neg take, input from datapath]  
 [for  $n$  clk cycles: keeping  $SE=1$  & some value  
 will be set and after that  $n$  clk cycles  
 1 clk cycle keep  $SE=0$  then reg. take  
 the value that I set from data  
 path]

H-Lock:

here u don't know about the variables, overhead will be more

Locking

locked code

HLS

locked RTL

- Easy to implement

- HLS independent

TAD

C

TAD HLS+lock

locked RTL

have to implement at HLS

- here need to change in source code

ASSURE HOST

C

HLS

RTL


Locking

locked RTL

- If u do in this then overhead will be less & have to give keys & can utilize other hardware

$q_2(3)$   
 $\mu_2(3,3)$   
 $\mu_2(3,2)$   
 $q_2(3)=0.83$   
 $q_2(3)=2.83$

$F(V_k, 1)$




- Attack  $\rightarrow$  identify keys Defence
- Threat model
- what information can be available for the attacker
  - Extract a gate level netlist from the layout by reverse engineering (locked design)
  - Attacker has information about the design (white box)
  - Buy functional IP from market (by oracle) - Black box to check circuit output or not.
- Different abstraction level
- C-level
  - RTL
  - Gate level
- layout
- 
- Oracle guided attack - locked netlist + oracle
  - Oracle less attack - locked netlist




- attack
- Functional attack
    - SAT attack
    - ATPG attack
    - core synthesis bound attack.
  - Structural attack
  - ML bound attack.



# ASSURE




constant  
operation  
condition } highly corruptable.




→ HOST  
- control corruptability is high if wrong key mostly u get wrong output if u use wrong key. Strong can identify the key easily.  
- corruptability should be high in host low corruptability.

high corruptability  
- corrupt the control signals



## spurious transition in the controlled FSM.

S1: if  $(C_{k0}, k) = a'b'00 \& reg_1 = 10$   
next state = S2 // spurious transition / low corruptable locking  
else if  $(C_{k0}, k) = a'b'01 \& reg_1 = 5$   
next state = S3 // spurious transition  
else  
next state = S5 // original transition



spurious transition

S1: next state S3

S2: if  $(k_0 = 0.1 \& reg_5 = 12)$

next = S10 // new transition state

## Combinational Logic Level:

### Gate Level Logic Locking

combinational → U find many of defence  
sequential part → RLL, FLL, SLL kind of techniques

combinational → Pre-SAT era → one of the strong attack in this domain  
→ RLL, FLL, SLL kind of techniques

SAT attack → most powerful  
[after SAT attack develop techniques that are SAT attack resistant]  
Post-SAT, SATlock, Anti-SAT, Cycle SAT, SALL, Probably Secure, Dishonest Oracle

## Sequential part

locking the FSM part  
lock the datapath  
do the reg. that implements finite state machine (FSM) the FSM



### Compatibility Graph:

$G=(V,E)$ ,  $V=[v_i | v_i \text{ is a node}]$

in sequence graph;  $i=1, \dots, n$

$E=(v_i, v_j)$  is scheduled as  $v_i$  &  $v_j$  are not overlapping

$v_i$  schedules in  $t_i \Rightarrow \langle t_i, t_i+d_i-1 \rangle$



$v_j$  " "  $t_j \Rightarrow \langle t_j, t_j+d_j-1 \rangle$

$v_i$  &  $v_j$  are not overlapping interval


$$t_j \geq t_i + d_i$$

$$\text{or } t_i \geq t_j + d_j$$

this is undirected graph, u can make it undirected by fixing either  $(v_i \rightarrow v_j)$  or  $(v_j \rightarrow v_i)$



### Complement of the graph - conflict



Finding Min. FU & Bind = Graph coloring problem of conflict graph

Each colour = FU

Nodes with same colour bind to the same FU

#colour = #FU

U need at least 2 colours to do this [Conflict graph]

chromatic number  $\chi(G(V,E))$


→ for generic behaviour (with loop for the try call), the problem is NP-complete

- Behaviour with only basic block (non-hierarchical) the FU alloc & bind problem is polynomial-time solvable - left edge algorithm

→ for solving FU allocation & binding - left edge algorithm

In  $O(n^2)$  time complexity construct the compatibility graph for schedule

Give a set of intervals, it will give u a set of intervals that are non-overlapping - left edge algorithm



if there is a edge then they overlap

for this graph we can map the conflict graph to interval graph

→ all interval graphs are conflict graphs

→ but all conflict graphs are not interval graphs.



→ in some cases u cannot map conflict to interval graph.

### → Resource Allocation & Binding

Operations → FU's

Variables → Reg's

Conflict Graph = Interval Graph



### Left-Edge Algorithm (L)

$I$  = Set of intervals

Sort  $I$  in ascending order based on  $l_i$  (left edge)

$c=0$

while (some interval has not been chosen)

$\{ S = \emptyset, r = 0,$

while (for element in  $I$  whose left edge coordinate is larger than  $r$ )


$\{$  first element in  $I$  with  $l > r$

$S = S \cup \{r\};$

$r = r_i$

$\}$  Delete  $r$  from  $I$ ;

C++  
label G with colour G  $O(n \log n)$



### Conflict Graph

$\alpha(G)$  = max. nodes having same colour (independent set)

$\chi(G)$  = # colour needed to colour the graph G

$w(G) \leq \chi(G)$


$\alpha(G) \leq k(G)$

Perfect graph  $\rightarrow$  A graph is perfect then  $w(G) = \chi(G)$ ,  $\alpha(G) = k(G)$


Chordal Graph: If there is a cycle of 4 or more nodes, there is a chord.

A Graph G is chordal iff for any cycle having more than 3 edges, there is a chord.

(Chord means a connecting edge between corners)



chordal graph



not a chordal graph

$\rightarrow$  interval graph  $\subseteq$  Chordal graph  $\subseteq$  Perfect graph

### Compatibility Graph

$w(G) \rightarrow$  cardinality of max clique

$k(G) \rightarrow$  degree (lower)

# min degree to cover G (graph)


comparability Graph: The edges satisfies the transitive orientation  
i.e.  $(u, v) \in E, (v, w) \in E \Rightarrow (u, w) \in E$

Gilmore & Hoffman theorem:


An undirected graph is an interval graph iff it is chordal & its complement graph is comparability graph

Conflict graph is chordal


Compatibility graph is comparability graph



Conflict Graph



Compatibility Graph



Comparability Graph

Chordal Graph

[if there is no cycle also by default it is a chordal graph]

FD Allocation & Binding - Hierarchical Model

$\rightarrow$  Conflict graph is interval graph then this problem is polynomially solvable.



$\rightarrow$  is chordal & is comparability graph (Heuristic orientation)

$\rightarrow$  For non-hierarchical graph (No control flow/single bb)

$\rightarrow$  Conflict graph is interval graph

Hierarchical graph

- function calls
- if-else
- loop





Given a schedule a graph which is a compatibility graph  
Compatibility among the operations.  
Ex-1 & 2 can't be scheduling using the same one MUL since they're running in parallel so they (1 & 2) are not compatible.




## Function calls

Case 1: A function may be called only once.

Case 2: A function may be called more than once.



Case 1: Conflict graph is interval graph

$z = f(a, b, c);$   
 $y = f(a, b, c);$   
 $out = z + y;$



Case 2:

1.  $z = f(a, b);$   
 2.  $x = p * q;$   
 3.  $c = d * e;$   
 4.  $y = f(x, c);$   
 5.  $out = z + y;$



not a chordal graph  
 (1)-(6) but the same function is called twice which is (1)-(6)  
 So this is not a chordal graph (not having (1)-(3) chord) so this is not an interval graph, so left edge algorithm is not applicable so heuristic algorithm should be applied.


if-else

1.  $a = b * c;$   
 2.  $d = a * c;$   
 3.  $f(1);$   
 4.  $y = p * c;$   
 5.  $y = p * y;$




mutually exclusive ops  
 conflict graph is not an interval graph  
 not a conflict graph


loop  
 conflict graph is interval graph  
 Register Allocation & Binding:




Register Splitting:




## Register Splitting:-



## Register Splitting



## datapath and Controller Generation:




## Interconnection:

- MUX based
- BUS based

Minimize the interconnection cost  
#MUX, #Switch, #MUX size  
MUX Based Datapath

- $R_1 = FU_1(R_1, R_2)$   
 $R_1 = FU_2(R_3, R_4)$
- $R_2 = FU_3(R_2, R_1)$   
 $R_1 = FU_4(R_1, R_2)$



var - Reg





Multiple variables mapped to multiple registers  
one variable can mapped to multiple regs

## Register Splitting

	CS1	CS2	CS3	CS4	CS5	CS6	CS7	CS8	CS9	CS10	CS11
T1	0	0	0	0	0	1	0	0	1	0	
T2	1	1	1	1	1	0	1	1	1	0	

## Datapath and Controller Generation:

### 1) MUX based




### BUS based Architecture

$$R_1 = FU_1(R_1, R_2)$$

$$R_2 = FU_2(R_3, R_4)$$

$$R_3 = FU_3(R_2, R_1)$$

$$R_1 = FU_4(R_1, R_2)$$




	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12	S13	S14	S15
Control Signal T1	1	1	1	1	1	0	0	0	0	0	1	1	0	0	0
Control Signal T2	0	0	0	1	0	0	1	1	1	1	0	1	1	1	1

## Optimization objective:

Find min. no. of buses to accommodate all data transfers or find max. no. of data transfer that can be accommodated in a fixed no. of buses.




$\Rightarrow e = a + b$   
 $T_1: f = c + d$   
 $T_2: g = a + e$   
 $h = f + d$   
 $r_1 = a$   
 $r_2 = b, e, g$   
 $r_3 = d$



ALU1:  $O_1, O_2$   
 ALU2:  $O_3, O_4$


FU Bind



→ Front-end Optimization & its impact:-



One-pass processing → LLVM  
 Scheduling → IR → Intermediate Representation  
 Applies many optimizations  
 Alloc & Bind  
 CP-OP Generation  
 RTL

$a = b + c + d + e + f$   
 $t_1 = b + c$   
 $t_2 = t_1 + d$   
 $t_3 = t_2 + e$   
 $a = t_3 + f$



• parentheses to force compiler to schedule tasks as per your intention.

$x = a + b * c + d$



associativity & distributivity } rewrite expressions to reduce the tree height.

• Constant propagation

$a = 0$   
 $b = a + 1 \Rightarrow b = 1$   
 $c = a * b$   
 $c = 2$

1) Reduce latency, resource

• Copy propagation

$a = x$   
 $b = a + 1$   
 $c = a * x$   
 (both x and a are storing same value, use any one of them)  
 $b = x + 1$   
 $c = a * x$  (Reduce the reg)

• Common Sub-expression elimination

- Identify the CSE and remove them  
 - Reduce latency and resource.


$a = x + y$   
 $c = y + x$   
 $b = a + c$   
 $\Rightarrow$   
 $a = x + y$   
 $c = a$   
 $b = a + c$   
 (copy propagation)  
 $a = x + y$   
 $b = a + c$

two are not equal  $\Rightarrow$  they are equal.

$\rightarrow$  if I check  $C_{P_1} = C_{P_2}$  it returns SAT  $\Rightarrow$  there is one input where they are equivalent but doesn't say for all inputs they are equivalent so I have taken the negation of the formula (same no. of traces)

$\rightarrow$  Can I make the complexity less from  $O(n \times c)$  to  $O(m)$ ?

Data Driven Approach:



Take a random input.

check the trace for  $P_1$  & for

the same input check the trace for  $P_2$

now we check for these traces  $\gamma_1, \gamma_2$  so the complexity reduces to  $O(m)$ .

Coverage Driven Testing (Concatic Testing)

$\rightarrow$  Identify the corresponding Traces between two programs

~~then do~~ coverage driven testing.

$\rightarrow$  Revised algorithm

1. Merge compatible traces in  $T_1$

2. Merge compatible traces in  $T_2$   $\rightarrow$  Apply data driven approach to identify corresponding traces.

3. For each corresponding trace pair.

$\langle \gamma_1, \gamma_2 \rangle (\gamma_1 \in T_1, \gamma_2 \in T_2)$

check  $\gamma_1 \equiv \gamma_2$

## Binary Decision Diagram (BDD)

$$f_1 = x'y'z + y'z + xz$$

$$f_2 = y'z$$

$$\rightarrow f_1 \equiv f_2?$$

Construct truth table for both the functions and check the rows. but if there are more variables we cannot check using truth table.

$\rightarrow$  internally u can give to SAT solver and check if they are equivalent or not.

BDD/OBDD  $\rightarrow$  ROBDD

ordered

Reduced order

it is

canonical Representation

Any two boolean formula, their ROBDD is the same if they are equivalent.

$\rightarrow$  I can use BDD to reduce the circuit size also. (ex: if we need 4 AND, 2 OR whether for  $f_2$  we need 1 AND so in that way we can use BDD we can reduce the circuit size).

Rooted Tree  $\rightarrow$  BDD is a rooted tree where each level represents

one variable of the formula and the leaf nodes are 0/1.


$\rightarrow$  To check  $(a+b) \leq c$   $\rightarrow$  construct BDD for this (BDD is nothing but like a truth table.)

considering root node as a

each node has two child corresponding to its value

0/1.

OBDD, where order of the variables are given.



$\rightarrow$  this layer is a

" b

" c

so each layer corresponds to a variable


& its order (it is

order  $\rightarrow$  OBDD




## Verification:


→ Simulation based verification



- Formal Verification
- Equivalence checking
- Property checking




→ C to RTL Equivalence checking:-



Finite State Machine with Datapath

if  $a = i_1 + i_2$  then  $x = a + 5$ ; else  $x = a - 5$ ;  $out = x + i_3$ ; return out;



FSMD have set of states, set of operations, set of inputs, output & (if there is a for loop or loop there will be a condition this condition will hold & for this transition this operation happens)

operations that are in parallel one state are parallel.

ex.  $a = b + c$ ;  $x = a + y$ ;  $\rightarrow$   $a = b + c$ ;  $x = a + y$

1. Identify all the traces → Trace: one execution path of the program. (given a program u can identify the traces.)

for loops we assume there is no data dependency we unroll & find the trace. for data dependency - this work work.

2.  $\forall T \in T$  identify the  $C_T$  &  $S_T$ .  $C_T$  is condition of execution.  $S_T$  is data transformation of  $T$ . under which condition the  $T$  will execute.

Substitution Method/Symbolic Simulation.  $[C_T, S_T] = [T, \langle a, z, out \rangle]$  will execute the final value of variables outputs.

$[C_T, S_T] = [T, \langle i_1 + i_2, x, out \rangle]$

$[C_T, S_T] = [i_1 + i_2 > 5, \langle i_1 + i_2, i_1 + i_2 + 5, out \rangle]$

$[C_T, S_T] = [i_1 + i_2 > 5, \langle i_1 + i_2, i_1 + i_2 + 5, i_1 + i_2 + 5 \rangle]$

condition of execution. data transformation of  $T$  because imm. bothered without.

3. Perform step 1 & step 2 for  $P_1$  &  $P_2$  ( $T_1, T_2$ ). 4. For each  $T_i \in T$ , identify  $T_a \in T_a$  s.t.  $T_i \equiv T_a$  (complexity  $\rightarrow O(n^2 \times c)$  when both traces are same).

→ C to RTL Equivalence checking


$T_1 \equiv T_2$  iff  $C_{T_1} = C_{T_2}$  &  $S_{T_1} = S_{T_2}$

Two Expressions:

check  $C_{T_1} = C_{T_2}$ . check SAT  $\rightarrow$  if returns SAT  $\Rightarrow$  no equivalent. if UNSAT  $\Rightarrow$  there does not exist any input for which there

i will give a formula for the SAT solver whether it is SAT or UNSAT based on that we can check the equivalence.

## Operator strength Reduction



① Multiply by constant  $\Rightarrow$  left shift  
 $b = a \times 8 \Rightarrow b = a \ll 3$   
 $b = a \times 9 \Rightarrow b = (a \ll 3) + a$   
 $= a \times 8 + a = (a \times 2^3 + a \times 2^0)$


② Division by constant  
 $a = b/2 \Rightarrow a = b \gg 1$

$c = 7$   
 $\text{for (int } p=0; p < N; p++)$   
 $\quad y[p] += c * p;$   
 $\Rightarrow$  Induction variable  $p$ , loop invariant  
 $c = 7, K = 0;$   
 $\text{for (int } p=0; p < N; p++)$   
 $\quad y[p] \neq K;$   
 $\quad K = K + c;$

③ Code motion  
 - Move instruction within a program without changing the functionality.

$a = b + c;$   
 $d = d - e;$   
 $\text{if (c)}$   
 $\quad x = x + y;$   
 $\text{else}$   
 $\quad x = x - d;$

$a = b + c;$   
 $x = x + a;$   
 $\text{else}$   
 $\quad d = d - e;$   
 $\quad x = x - d;$



more code such that redundant computation is minimized and reduce duplication of code.


## code motion technique

(a)  $a = \dots$   
 $\text{if (c)}$   
 $\quad \text{else if (c)}$   
 $\quad b = a + c$   
 $\Rightarrow$  reduce lifetime of the variable  $a$   
 $a = \dots$   
 $b = a + c$   
 $\text{if (c)}$   
 $\quad \text{else if (c)}$

## (b) loop invariant code motion

$\text{for (int } p=0; p < n; p++)$   
 $\quad t = a + b;$   
 $\quad x[p] = t + y;$   
 $\Rightarrow$   
 $t = a + b;$   
 $\text{for (int } p=0; p < n; p++)$   
 $\quad x[p] = t + y;$





OBDD  $\rightarrow$  ROBDD

R1) Leaf node has only one 0 node  
1 node

R2) if for a node  $V$ , if  $\text{left}(V) = \text{right}(V)$ ; remove  $V$ .



~~3) if the same~~

~~3) if the~~

R3) For two nodes  $V_1, V_2$  if  $\text{left}(V_1) = \text{left}(V_2)$  &  $\text{right}(V_1) = \text{right}(V_2)$   
remove one  $V_1, V_2$  (merge  $V_1, V_2$  into a single node).

Apply the above rules bottom up.

we want to get this  
[this problem is] as polynomial  
time solvable. (not  
but satisfiability  
problem is N  
complete)



ROBDD

Homework

$(b, c, a)$   
 $(c, a, b)$

Take these  
variable  
orders &  
construct  
ROBDD

$\rightarrow$  Satisfiability Problem:- It will give the inputs for  
which the output is 1.