Due on 2021-09-08, 23:59 IST.

Progress

Mentor

1 point

Course outline

course work?

Prerequisite: Week 0

How does an NPTEL online

Week1: Introduction to Cbased VLSI Design

Week2: C-Based VLSI Design: Basic Scheduling

Week3: C-Based VLSI Design: List Based

Scheduling Week 4: C-Based VLSI

Design: Advanced Scheduling

Week 5: C-Based VLSI Design: Allocation and Binding

Week 6: C-Based VLSI Design: Allocation, Binding, Data-path and Controller Generation

- Lec 1: Register Allocation and
- Binding
- Lecture Note for Lec1
- Lec 2: Multi-port Binding Problem
- Lecture Note for Lec2
- Lec 3: Data-path and Controller Synthesis

Lecture Note for Lec3

- Quiz: Week 6: Assignment 6 Week 6: Feedback Form
- Solution: Assignment 6
- Week 7: C-Based VLSI Design: Efficient Synthesis of C Code

Week 8: C-Based VLSI Design: Hardware Efficient C Coding

Week 9: C-Based VLSI Design: Impact of Compiler Optimizations in Hardware

Week 10: Verification of Highlevel Synthesis

Week 11: Securing Design with High-level Synthesis

Week 12: Introduction to EDA and Recent Advances in C-

Based VLSI Design

Live Sessions

Download

Week 6: Assignment 6

The due date for submitting this assignment has passed.

As per our records you have not submitted this assignment.

Which of the following statement(s) is/are correct in register allocation and binding?

S1: conflict graph is always an interval graph for non-hierarchical sequential graph

S2: conflict graph is always an interval graph for hierarchical sequential graph

Only S1

Only S2

Both S1 and S2 None of the above

No. the answer is incorrect. Score: 0 Accepted Answers:

Only S1

Circular-arc conflict graph is used for

1 point

If-else

 Function calls Loops

None of the above

No, the answer is incorrect.

Score: 0 Accepted Answers: Loops

3) Consider the below scheduling behaviour.

2 points

Time – step 1: $v_3 = v_1 + v_2$; $v_{12} = v_1$ Time – step 2: $v_5 = v_3 + v_4$; $v_7 = v_3 * v_6$; $v_{13} = v_3$

Time – step 3: $v_8 = v_3 + v_5$; $v_9 = v_1 + v_7$; $v_{11} = v_{10} / v_5$ Consider we are binding the variables to register file. Assume there is only one port is available for memory binding. We want

to map a subset of variables to that register file such that there won't be any access conflict. Which of the following mapping

0 v2, v5, v9 0 v1, v3, v8 0 v2, v4, v8 0 v10, v11, v12


No, the answer is incorrect. Score: 0 Accepted Answers:

v2, v4, v8

is correct?

4) Which of the following shows the correct register mapping for the live variable analysis graph in Figure 1?

1 point



R2: z3, z4, z6 R3: u, z7 R4: y, x

R1: z1, z3, u

R2: z2, z4, z7 R3: z5, z6

R4: y, x ○ R1: z1, z3, z5

R2: z2, z4, z6 R3: u, y

R4: z7 R5: x

R1: z1, z3, z5 R2: z2, z4, z6 R3: u, z7

R5: x No, the answer is incorrect. Score: 0

Accepted Answers: R1: z1, z3, z5

R4: y

R2: z2, z4, z6

R3: u, z7 R4: y


R5: x

5) Consider the data path in Figure 2.

1 point

1 point

1 point



r5 = r1 < Mult1 > r2r6 = r3 <Mult2> r4

```
what would be the control assertion pattern for the operations in time step S1, if the control assertion pattern order
```

is (CS_M1, CS_M2, CS_M3, CS_M4, r5_en, r6_en)? \bigcirc (1, 0, 0, 0, 0, 0)

 \bigcirc (1, 0, 0, 1, 1, 1) (1, 0, 0, 1, 1, 0)

0 (0, 1, 1, 0, 1, 1) No, the answer is incorrect.

Score: 0

Accepted Answers: (1, 0, 0, 1, 1, 1)

signal assignment is (1, 1, 0, 0, 1, 1), where the order of control signals is CS_M1, CS_M2, CS_M3, CS_M4, r5_en, r6_en)? or5 = r1 <Mult1> r2 and r6 = r3 <Mult2> r4

6) Considering the datapath in Figure 2 again, what would be the operations executed in the datapath, if the control 2 points

or5 = r5 <Mult1> r3 and r6 = r1 <Mult2> r2 \circ r5 = r1 <Mult1> r3 and r6 = r3 <Mult2> r1

 \circ r5 = r5 <Mult1> r2 and r6 = r1 <Mult2> r2 No, the answer is incorrect. Score: 0

r5 = r1 < Mult1 > r3 and r6 = r3 < Mult2 > r1

Accepted Answers:

7) Which of the following statements are true? S1: Two registers can share a register if their respective lifetimes overlap.

S2: In the conflict graph obtained from lifetimes of variables, two variables can be mapped to the same register if the corresponding nodes have the same colour.

ONLY S1 is TRUE

ONLY S2 is TRUE

No, the answer is incorrect. Score: 0

algorithm. The above statement is

BOTH S1 and S2 are True

BOTH S1 and S2 are False

ONLY S2 is TRUE 8) Conflict graph is an interval graph for non-hierarchical sequence graph and it is Polynomial time solvable by Left-edge

Accepted Answers:

True False

No, the answer is incorrect. Score: 0

Accepted Answers: True