Progress

1 point

1 point

## NPTEL » C-Based VLSI Design About the Course Announcements Ask a Question Course outline Week 1: Assignment 1 How does an NPTEL online The due date for submitting this assignment has passed. course work? Due on 2021-08-18, 23:59 IST. As per our records you have not submitted this assignment. Prerequisite: Week 0 Which one of the following statement is correct? Week1: Introduction to C-S1: Integrated circuits (ICs) which consists of millions of transistors are built using electronic design automation (EDA) tools based VLSI Design Lec 1: Introduction to C-S2: High-level Synthesis (HLS) translates an untimed high-level behaviour into Register-transfer level (RTL) Based VLSI Design Only S1 Lecture Notes for Lec1 Only S2 Lec 2: C-based VLSI Design: Both S1 and S2 An Overview None of S1 and S2 Lecture Notes for Lec2 No, the answer is incorrect. Score: 0 Lec 3: C-based VLSI Design: Accepted Answers: Problem Formulation Both S1 and S2 Lecture Notes for Lec3 2) Which of the following advantages High-level Synthesis (HLS) provide in VLSI Designers? Lec 4: C-based VLSI Design: A1: Easy Design space exploration Course Plan A2: Shorter Design Cycle Lecture Notes for Lec4 A3: Optimize an RTL design Quiz: Week 1: Assignment 1 Only A1 and A2 Week 1: Feedback form Only A1 and A3 Week1 Assignment1 Solution Only A2 and A3 Only A1 Week2: C-Based VLSI Design: Basic Scheduling No, the answer is incorrect. Score: 0 Accepted Answers: Week3: C-Based VLSI Only A1 and A2 Design: List Based Scheduling The sub-steps of HLS are Week 4: C-Based VLSI Preprocessing, allocation and binding, scheduling, datapath and controller generation Design: Advanced Scheduling, datapath and controller generation, Preprocessing, allocation and binding Scheduling Preprocessing, allocation and binding, scheduling, datapath and controller generation Week 5: C-Based VLSI Preprocessing, scheduling, allocation and binding, datapath and controller generation Design: Allocation and No, the answer is incorrect. Binding Score: 0 Accepted Answers: Week 6: C-Based VLSI Preprocessing, scheduling, allocation and binding, datapath and controller generation Design: Allocation, Binding, Data-path and Controller In HLS the identification of basic blocks and data dependencies among operations are identified at Generation Scheduling phase Week 7: C-Based VLSI Allocation phase Design: Efficient Synthesis of Preprocessing phase C Code Controller design phase Week 8: C-Based VLSI No, the answer is incorrect. Design: Hardware Efficient C Score: 0 Coding Accepted Answers: Preprocessing phase Week 9: C-Based VLSI Design: Impact of Compiler The operations of the input behaviour are assigned a time step during HLS during Optimizations in Hardware Preprocessing Week 10: Verification of High- Scheduling level Synthesis Allocation and binding Datapath and controller generation Week 11: Securing Design with High-level Synthesis No, the answer is incorrect. Score: 0 Accepted Answers: Week 12: Introduction to EDA Scheduling and Recent Advances in C-Based VLSI Design 6) Which is of the following are correct mapping between C constructs and RTL Constructs during HLS Download C Constructs RTL Constructs Live Sessions RAM/ROM (a) Array 2. Ports (b) Variable

S2: C is a timed behaviour

S1 and S3

S1 and S4

S2 and S3

S2 and S4

Accepted Answers:

Score: 0

S1 and S4

No, the answer is incorrect.

S3: In RTL, operations scheduled in a time step will execute sequential manner.

S4: In RTL, operations scheduled in a time step will execute in parallel.

1 point 1 point 1 point 1 point (c) Function Register 4. Module (d) Function Arguments a-->1, b-->3, c-->4, d-->2 a-->3, b-->1, c-->2, d-->4 a-->1, b-->2, c-->3, d-->4 a-->3, b-->1, c-->4, d-->2 No, the answer is incorrect. Score: 0 Accepted Answers: a-->1, b-->3, c-->4, d-->2 7) Hardware accelerator brings following advantages 1 point A1: Speed up critical task A2: Reduce power consumption and cost A3: Increase energy efficiency Only A1 Only A2 and A3 Only A1 and A2 All of A1, A2 and A3 No, the answer is incorrect. Score: 0 Accepted Answers: All of A1, A2 and A3 8) Consider the following behaviour given as direct acyclic graph (DAG). Here each node represents an operation and the edge between two nodes 1 point represents the data dependency. Let the operations are scheduled in four time steps: 1, 2, 3 and 4. Which one of the following is a part of a valid schedule of the operations? dx У dx х \* V2 V1 \* t1 V10 + t8 t2 V5 \* t5 V3 \* V6 \* t6 V11 ( < V7 - t7 V<sub>8</sub> Operations V1, V5, V7, V8 are scheduled in time step 1 Operations V1, V5, V2, V4 are scheduled in time step 1 Operations V1, V2, V3, V10 are scheduled in time step 1 Operations V1, V3, V8, V10 are scheduled in time step 1 No, the answer is incorrect. Score: 0 Accepted Answers: Operations V1, V2, V3, V10 are scheduled in time step 1 The full form of VLSI is 1 point Very Large Scope Integration Very Long Scale Integration Very Long Scale Integer Very Large Scale Integration No, the answer is incorrect. Score: 0 Accepted Answers: Very Large Scale Integration 10) Which one of the following statements are correct? 1 point S1: C is an untimed behaviour