

NAME: NAMAN GROYAL

180123029

Code: 7CM28

Goyal

Q1)

20	21	22	23	24
15	16	17	18	19
10	11	12	13	14
5	6	7	8	9
0	1	2	3	4

PID	Src	Dest	Priority value	Input port	Output Port (Desired)	output allocation	Remark
P1	15	19	4	W W	E	E	
P2	18	0	6	E	W	W	at least
P3	17	20	3	L	W	Buffer	
P4	22	12	2	N	S	S	
P5	2	22	4	S	N	W N	

→ Since P2, P3, ~~P1~~ have desired output to be W hence their allocation is done using priority values.

→ Since P2 has max priority value hence higher priority. Hence rest of them have to be in buffer.

Remarks: P1 get E because of no conflict.
→ P2 get W because of higher priority than P3.

→ P3 will get buffer due to lower priority than P2.
→ P4 will get S because of no conflict.
→ P5 will get N because of no conflict.

Camlin	Page
Date	/ /

[Signature]

$$\text{No. of sets} = \frac{2^{22}}{2^7 \times 2^4} = \underline{\underline{2^{11}}}$$

\therefore Physical address \Rightarrow Physical memory = 4GB
= 2^{32} B

(a) 12 cache block:

14	11	7
----	----	---

tag set offset

← 32 →

No. of bits in ~~the~~ v field = 14 Ans

Single block size: 32 Bytes = 2^8 bits.
and each word size: 32 bits = 2^5 bit.

⇒ No. of words in each block = $\frac{2^8}{2^5} = 8$ words/Am.

Out of 11 bits of set index

→ because there are 16 tiles = 2^4 tiles.

this will show the
~~file no.~~ file no.

NAME: NAMAN GOYAL

180123029

Code: 7CM28

Camlin Page

Date / /

0x 42046800 \rightarrow 0100 0010 0000 0100 0110 1000 0000

M bits \rightarrow tag

11 bits will represent set-index

1 bit \rightarrow set index

0001 1010000

tile no

set no

Hence, miss will be at Tile (T1)
 $((0001)_2 = 1)$

12	13	14	15
8	9	10	11
4	5	6	7
0	1	2	3

So, cache miss for M1 will travel: T4 \rightarrow T5 \rightarrow T1

(2 hops)
 [due to XY routing]

(d) Total latency \Rightarrow

\therefore 1 hop includes (3 cycle NoC + 1 cycle link) router

= 4 cycles in total

\therefore injection and ejection total requires 2 cycles

\hookrightarrow There will be injection at source and ejection at destination (1+1)

and there is a hit/miss logic in L2 = 3 cycles

No. of hops: 4 \rightarrow 5 \rightarrow 1 = 2 hops

Total latency = $6 \times 4 \times (\text{no. of hops}) + 2 + 3$

= $6 \times 4 \times 2 + 2 + 3$

= $6 \times 8 + 2 + 3 = 53$ cycles

\hookrightarrow Here 6 because no. of flits = Size of L1 + 2 = 6

Bandwidth = 8 \hookrightarrow for head and tail