RISC-V Instruction Set Summary




Figure B.1 RISC-V 32-bit instruction formats

imm: signed immediate in imm_{11:0}
uimm: 5-bit unsigned immediate in imm_{4:0}
upimm: 20 upper bits of a 32-bit immediate, in imm_{31:12}
Address: memory address: rs1 + SignExt(imm_{11:0})
[Address]: data at memory location Address

 $\label{eq:problem} \begin{array}{lll} \bullet \ \mathsf{BTA:} & \mathsf{branch} \ \mathsf{target} \ \mathsf{address:} \ \mathsf{PC} + \mathsf{SignExt}(\{\mathsf{imm}_{12:1}, 1'b0\}) \\ \bullet \ \mathsf{JTA:} & \mathsf{jump} \ \mathsf{target} \ \mathsf{address:} \ \mathsf{PC} + \mathsf{SignExt}(\{\mathsf{imm}_{20:1}, 1'b0\}) \\ \bullet \ \mathsf{label:} & \mathsf{text} \ \mathsf{indicating} \ \mathsf{instruction} \ \mathsf{address} \end{array}$

SignExt: value sign-extended to 32 bits
ZeroExt: value zero-extended to 32 bits
csr: control and status register

Table B.1 RV32I: RISC-V integer instructions

op	funct3	funct7	Type	Instruction		Description	Operation
0000011 (3)	000	-	I	lb rd, im	nm(rs1)	load byte	rd = SignExt([Address] _{7:0})
0000011 (3)	001	-	I	lh rd, im	nm(rs1)	load half	rd = SignExt([Address] _{15:0})
0000011 (3)	010	-	I	lw rd, im	nm(rs1)	load word	rd = [Address] _{31:0}
0000011 (3)	100	_	I	lbu rd, im	nm(rs1)	load byte unsigned	rd = ZeroExt([Address] _{7:0})
0000011 (3)	101	-	I	lhu rd, im	nm(rs1)	load half unsigned	rd = ZeroExt([Address] _{15:0})
0010011 (19)	000	_	I	addi rd, rs	1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000*	I	slli rd, rs	1, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	_	I	slti rd, rs	1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	-	I	sltiu rd, rs	1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	-	I	xori rd, rs	1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000*	I	srli rd, rs	1, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000*	I		1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	_	I	ori rd, rs	1, imm	or immediate	rd = rs1 SignExt(imm)
0010011 (19)	111	-	I	andi rd, rs	1, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	-	-	U	auipc rd, up	imm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	_	S	sb rs2, im	nm(rs1)	store byte	$[Address]_{7:0} = rs2_{7:0}$
0100011 (35)	001	-	S	sh rs2, im	nm(rs1)	store half	[Address] _{15:0} = rs2 _{15:0}
0100011 (35)	010	_	S	sw rs2, im	nm(rs1)	store word	[Address] _{31:0} = rs2
0110011 (51)	000	0000000	R	add rd, rs	1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R		1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R	sll rd, rs	1, rs2	shift left logical	rd = rs1 << rs2 _{4:0}
0110011 (51)	010	0000000	R	-	1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R		1, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor rd, rs	1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl rd, rs	1, rs2	shift right logical	$rd = rs1 \gg rs2_{4:0}$
0110011 (51)	101	0100000	R		1, rs2	shift right arithmetic	rd = rs1 >>> rs2 _{4:0}
0110011 (51)	110	0000000	R		1, rs2	or	rd = rs1 rs2
0110011 (51)	111	0000000	R	and rd, rs	1, rs2	and	rd = rs1 & rs2
0110111 (55)	-	-	U		imm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	_	В	beq rs1, rs	2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	_	В		2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	-	В		2, label	branch if <	if (rs1 < rs2) PC = BTA
1100011 (99)	101	-	В		2, label	branch if ≥	if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	-	В		2, label	branch if < unsigned	if (rs1 < rs2) PC = BTA
1100011 (99)	111	-	В		2, label	branch if ≥ unsigned	if (rs1 ≥ rs2) PC = BTA
1100111 (103)	000	-	I	-	1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	_	_	J	jal rd, la	ıbel	jump and link	PC = JTA, $rd = PC + 4$

^{*}Encoded in instr_{31:25}, the upper seven bits of the immediate field