# Implementation of Superscalar Processor using Verilog

Done by Naman Kalra, EE23B032

Under the supervision of Prof. Jaynarayan Tudu



Super-Scalar Processor Design and Implementation Thesis

- Branch Prediction
- Tomasulo's Algorithm
- Dynamic Speculation and Recovery

# Contents

1	$\operatorname{Intr}$	oducti	on 3
	1.1	ction Fetch Unit (IFU)	
	1.2	Instru	ction Decode Unit (IDU)
	1.3	Reserv	ration Stations
	1.4	Execu	tion Units
	1.5	Comm	on Data Bus (CDB)
	1.6		er Buffer (ROB)
	1.7		h Prediction Unit (BPU)4
	1.8		lation Management
_	ъ		
2	Des 2.1	_	d Verilog Implementation of Various Blocks  6  6  6  6  7  7  7  8  7  8  8  8  8  8  8  8  8
	Z.1		Proper Target Puffer (PTP)
		2.1.1	Branch Target Buffer (BTB)
		2.1.2	Prediction Table
		2.1.3	Prediction_2bit
		2.1.4	1-bit Multiplexer
		2.1.5	Branch Predictor
		2.1.6	LocalHistoryTable (LHT)
		2.1.7	Branch Prediction Workflow Explanation
	2.2		ction Fetch Unit
		2.2.1	Instruction Memory
		2.2.2	Fetch Unit
		2.2.3	Branch Target Buffer
		2.2.4	Instruction Fetch Workflow
	2.3	Pipelii	ne Registers and Buffers
		2.3.1	Program Counter Register Description:
		2.3.2	Instruction Fetch/Decode Register Description:
		2.3.3	Dispatch Buffer
		2.3.4	Execute Buffer Description
		2.3.5	Data Flow Overview
	2.4	Contro	ol Unit
		2.4.1	Verilog Code
		2.4.2	Explanation
	2.5		ctions Decode Unit
		2.5.1	Register File
		2.5.2	Decode
		2.5.3	Source Read
		2.5.4	Find Type
	2.6		ction Execution Unit
	2.0	2.6.1	Reservation Station for Integer Instructions
		2.6.1 $2.6.2$	Allocate Unit
		2.6.3	
			9
		2.6.4	Store Data Buffer (SDB)
	27	2.6.5	Reorder Buffer (ROB)
	/ (	Huncti	ODAL LIBES - X/

		2.7.1 Integer	Functional	Unit.							 			37
		2.7.2 Multipl	y Unit								 			38
		2.7.3 Load/S	tore Unit								 			38
		2.7.4 Branch	Unit								 			38
		2.7.5 5-bit M	ultiplexer								 			39
3	Sup	erscalar Proc	essor Desi	$\mathbf{g}\mathbf{n}$										40
	3.1	Instruction Fet	ich (IF) .								 			40
	3.2	Instruction Fet	ch Workflo	w							 			41
	3.3	Instruction Dis	spatch (DIS	5)							 			41
	3.4	Instruction Ex	ecution (EX	Κ)							 			42
	3.5	Execution Buff	fer								 			42
	3.6	Common Data	Bus (CDB	)							 			42
	3.7	Store Data Bu	ffer (SDB)								 			43
	3.8	Write Back (W	/B)								 			43
	3.9	Commit (COM	(1								 			43
		3.9.1 Verilog	Code to in	nplemer	nt Suu	ersc	alar	Pr	oces	sor				44

## 1 Introduction

A superscalar processor is a type of CPU architecture designed to increase performance by executing multiple instructions simultaneously. Unlike scalar processors, which execute one instruction per clock cycle, superscalar processors can issue and execute several instructions per cycle, leveraging multiple execution units. This capability allows them to exploit Instruction-Level Parallelism (ILP) more effectively, which is crucial for enhancing computational throughput and efficiency.

# 1.1 Instruction Fetch Unit (IFU)

#### **Components:**

- Instruction Cache: Stores frequently accessed instructions to minimize delays due to memory access. It often uses a cache hierarchy (L1, L2) to speed up fetching.
- Branch Target Buffer (BTB): Caches the target addresses of recently executed branches to speed up instruction fetching for branch instructions.
- Instruction Queue: Holds fetched instructions before they are passed to the decode stage. It often operates as a FIFO queue to ensure instructions are processed in the order they are fetched.

# 1.2 Instruction Decode Unit (IDU)

#### **Components:**

- Decoder: Converts instructions into signals that specify the operation to be performed and the necessary execution units. It also identifies the source and destination registers.
- **Dispatch Logic:** Determines how decoded instructions are allocated to different execution units. It may use FIFO buffers to manage the order of dispatch.

#### 1.3 Reservation Stations

#### **Components:**

- Instruction Buffers: Store instructions until all operands are available. They act like a FIFO queue where instructions wait in the order they were dispatched.
- Tagging Mechanism: Each reservation station entry includes tags to identify which instructions are waiting for which operands. This mechanism helps in tracking dependencies.

## 1.4 Execution Units

#### **Components:**

- Integer Units: Handle arithmetic and logical operations on integer data. They operate independently of floating-point units and memory units.
- Floating-Point Units (FPUs): Perform operations on floating-point numbers. They are optimized for complex mathematical calculations.
- Load/Store Units: Manage memory operations, including loading data from and storing data to memory.

# 1.5 Common Data Bus (CDB)

#### **Components:**

- Result Bus: Carries results from execution units to reservation stations and the reorder buffer. It operates as a broadcast bus where results are broadcast to all waiting reservation stations.
- Operand Forwarding: Results on the CDB are used to satisfy pending operand requests in reservation stations. This ensures that instructions waiting for operands can proceed once the results are available.

# 1.6 Reorder Buffer (ROB)

#### **Components:**

- Queue: Manages instructions that have completed execution but need to be committed in order. It operates as a FIFO queue to ensure that results are committed in the original program order.
- Commit Logic: Controls the process of writing results to the architectural state. It ensures that results are committed in the correct order and handles the retirement of instructions from the ROB.

# 1.7 Branch Prediction Unit (BPU)

# **Components:**

- Branch History Table (BHT): Stores recent branch outcomes to predict the direction of branches. It helps in reducing stalls caused by branch instructions.
- Pattern History Table (PHT): Tracks patterns of branch behavior to improve prediction accuracy. It often works with the BHT to refine predictions.

# 1.8 Speculation Management

#### **Components:**

 Checkpointing: Periodically saves the processor state to allow recovery from incorrect speculations. This is crucial for maintaining correct program execution when speculative instructions are involved.

•	Rollback Mechanism: Reverts the processor to a previously saved state if speculative execution is found to be incorrect. This mechanism helps in discarding incorrect results and resuming correct execution.

# 2 Design and Verilog Implementation of Various Blocks

# 2.1 Branch Prediction Verilog Codes

In a superscalar processor, branch prediction is crucial for maintaining high instruction throughput by minimizing pipeline stalls due to branch instructions. The following sections describe the Verilog implementation of various components involved in branch prediction, including the Branch Target Buffer (BTB), Prediction Table, and the 2-bit saturating counter mechanism.

#### 2.1.1 Branch Target Buffer (BTB)

The BTB is used to predict the target address of a branch instruction. It caches the target addresses of recently executed branches to speed up the instruction fetch process.

```
module BTB(
      output reg [31:0] BTB_Target,
      input [31:0] PC,
      input [31:0] BTB_Addr,
      input [31:0] BTB_Entry);
      reg [31:0] BTB_Table [0:15];
      integer i;
      initial begin
          for (i = 0; i < 16; i = i + 1) begin
              BTB_Table[i] = 32'b0;
          end
      end
12
      always @(PC) begin
13
          BTB_Target = BTB_Table[PC[3:0]];
      end
      always @(BTB_Addr or BTB_Entry) begin
          BTB_Table[BTB_Addr[3:0]] = BTB_Entry; // Update the BTB entry
 endmodule
```

Listing 1: BTB: Branch Target Buffer for caching branch target addresses.

#### 2.1.2 Prediction Table

The Prediction Table stores the state of 2-bit saturating counters used for branch prediction. It helps in predicting whether a branch will be taken or not based on past behavior.

```
module PredictionTable(output takenOut,
    input [3:0] index,
    input [3:0] wIndex,input takenIn);
    reg [1:0] PT [0:15];
    reg [1:0] CS, CS_update;
    wire [1:0] NS;
    integer i;
    initial begin
    for (i = 0; i <= 15; i = i + 1) begin</pre>
```

```
PT[i] = 2'b10; // Initial state
10
          end
      end
12
      always @(index) begin
          CS = PT[index];
14
      always @(wIndex) begin
16
          CS_update = PT[wIndex];
      end
      always @(NS or wIndex) begin
19
          PT[wIndex] = NS;
      end
21
      Prediction_2bit pred(
           .NS(NS),
           .takenOut(takenOut),
           .taken(takenIn),
           .CS_read(CS),
26
           .CS_update(CS_update));
 endmodule
```

Listing 2: Prediction Table for branch prediction.

#### 2.1.3 Prediction\_2bit

The Prediction\_2bit module implements a 2-bit saturating counter mechanism used for branch prediction. This counter can be in one of four states, providing a more accurate prediction compared to a simple 1-bit predictor.

```
module Prediction_2bit(
      output reg [1:0] NS, output reg takenOut,
      input [1:0] CS_read,
      input [1:0] CS_update,input taken);
      parameter ST = 2'b00, T = 2'b01, NT = 2'b10, SNT = 2'b11;
      always @(CS_read) begin
          case (CS_read)
              ST: takenOut = 1;
              T: takenOut = 1;
              NT: takenOut = 0;
              SNT: takenOut = 0;
          endcase
      end
      always @(CS_update or taken) begin
          case (CS_update)
              ST: NS = taken ? ST : T;
              T: NS = taken ? ST : SNT;
              NT: NS = taken ? ST : SNT;
              SNT: NS = taken ? NT : SNT;
19
          endcase
      end
 endmodule
```

Listing 3: 2-bit Saturating Counter Mechanism for branch prediction.

#### 2.1.4 1-bit Multiplexer

A 1-bit multiplexer selects between different branch predictions based on a selection signal.

```
module mux1bit(
   output out,
   input i0,
   input i1,
   input sel);
   assign out = sel ? i1 : i0;
endmodule
```

Listing 4: 1-bit Multiplexer for selecting between predictions.

#### 2.1.5 Branch Predictor

The Branch Predictor module integrates various prediction strategies, including local and global history-based methods, to generate branch predictions.

```
module BranchPredictor(
    output prediction,
    input [31:0] PC,
    input [3:0] wPCindex,
    input taken);
    wire [3:0] lhtIndex, wlhtIndex;
    wire [1:0] localPrediction, globalPrediction, combinedPrediction;
    wire [1:0] localHistory, globalHistory;
    reg [31:0] GHSR;
    always @(wPCindex or taken) begin
        GHSR <= {GHSR[30:0], taken};
    end
    LocalHistoryTable lht(
        .rPCindex(PC[3:0]),
        .wPCindex(wPCindex),
        .taken(taken),
        .lptIndex(lhtIndex),
        .wlptIndex(wlhtIndex)
    );
    PredictionTable lpt(
        .takenOut(localPrediction),
        .index(lhtIndex),
        .wIndex(wlhtIndex),
        .takenIn(taken)
    );
    PredictionTable gpt(
        .takenOut(globalPrediction),
        .index(GHSR[3:0]),
        .wIndex(GHSR[3:0]),
        .takenIn(taken)
    );
```

```
PredictionTable cpt(
          .takenOut(combinedPrediction),
          .index({GHSR[3:0], lhtIndex}),
          .wIndex({GHSR[3:0], lhtIndex}),
          .takenIn(taken)
      );
39
      // Multiplexer for final prediction
      mux1bit mux(
          .out(prediction),
          .iO(localPrediction),
43
          .i1(globalPrediction),
          .sel(combinedPrediction)
45
      );
 endmodule
```

Listing 5: Branch Predictor using multiple prediction strategies.

#### 2.1.6 LocalHistoryTable (LHT)

The LocalHistoryTable maintains the local history of branch outcomes for prediction purposes.

```
module LocalHistoryTable(
      output reg [3:0] lptIndex,
      output reg [3:0] wlptIndex,
      input [3:0] rPCindex,
      input [3:0] wPCindex,
      input taken
 );
      reg [3:0] LHT [0:15];
      integer i;
      initial begin
          for (i = 0; i < 16; i = i + 1) begin
              LHT[i] = 4'b0;
          end
      end
      always @(rPCindex) begin
          lptIndex = LHT[rPCindex];
      end
      always @(wPCindex or taken) begin
          LHT[wPCindex] = {LHT[wPCindex][2:0], taken};
      end
20
 endmodule
```

Listing 6: Local History Table for managing branch outcomes.

#### 2.1.7 Branch Prediction Workflow Explanation

#### 1. Branch Instruction Check:

• Check BTB: The Branch Instruction (BIA) is first checked in the Branch Target Buffer (BTB) to see if it matches any stored entries. If found, the BTB

provides the corresponding Branch Target Address (BTA) and indicates whether the branch instruction was previously encountered.

#### 2. Branch Prediction Determination:

• Predict Outcome: If the BTB indicates a hit, the Branch Predictor uses the address information (PCToPredict) to determine the branch prediction. This involves using local and global history information to predict whether the branch will be taken or not.

#### 3. Local History Table (LHT):

• Maintain History: The LocalHistoryTable (LHT) maintains local branch history, providing context for predictions based on recent branch behavior. PredictionTables use this context, alongside global history, to make predictions.

#### 4. **2-Bit Predictor:**

• Refine Prediction: The 2-Bit Predictor refines the prediction by evaluating the current state and updating it based on the actual outcome of the branch, allowing for more accurate predictions over time.

#### 5. Final Prediction Selection:

• Select Prediction: Finally, the mux1bit module selects the most appropriate prediction from multiple sources, such as local, global, or combined predictors, ensuring the final branch prediction is based on the most reliable information.

By integrating these modules, the branch prediction system enhances the CPU's ability to forecast branch behavior accurately, improving instruction throughput.




Figure 1: RTL Design of Branch Predictor Unit - BTB

**2.2** Instruction Fetch Unit The Instruction Fetch Unit (IFU) is responsible for fetching instructions from memory based on the current Program Counter (PC). It also handles branch prediction to fetch the correct instructions for branch targets. Below is the Verilog implementation of the Instruction Fetch Unit, including its components and workflow.

#### 2.2.1 Instruction Memory

**Description:** The InstructionMemory module provides access to instructions stored in memory. It is byte-addressable and initialized from a file.

```
'include "mux.v"
  'include "BranchPrediction.v"
4 module InstructionMemory(
      input [15:0] PC,
      input en,
6
      output reg [31:0] instr1,
      output reg [31:0] instr2
9);
      reg [31:0] instructions [0:1023];
      always @(PC) begin
          if (en) begin
               instr1 <= instructions[PC];</pre>
               instr2 <= instructions[PC + 1];</pre>
          end
      end
17
18
      initial begin
          $readmemh("dataDep.dat", instructions);
      end
 endmodule
```

Listing 7: InstructionMemory: Access to instruction memory.

#### 2.2.2 Fetch Unit

**Description:** The Fetch module controls the fetching of instructions based on the Program Counter and branch target. It integrates the InstructionMemory and BranchTargetBuffer modules and uses a multiplexer to select the next PC based on branch prediction.

```
module Fetch(
   input PCSrc,
   input hlt,
   input PCWrite,
   input [15:0] PC,
   input [15:0] branchTarget,
   input [15:0] wBIA,
   output [31:0] instr1,
   output [31:0] instr2,
   output [15:0] NPC
```

```
11);
      parameter PC_WIDTH = 16;
12
13
      reg [PC_WIDTH-1:0] nxtPC;
      reg en = 0;
      wire [PC_WIDTH-1:0] nextPC;
16
      wire prediction;
      wire [15:0] predictedTarget;
      reg [15:0] target;
      reg nextPC_sel;
20
      always @(*) begin
          if (hlt) begin
               en = 0;
               nxtPC = PC;
          end else if (PCWrite) begin
               nxtPC = PC + 2;
               en = 1;
          end else begin
               nxtPC = PC;
               en = 0;
          end
32
      end
33
      InstructionMemory im(
          .PC(PC),
          .en(en).
          .instr1(instr1),
          .instr2(instr2)
      );
      mux16bit mux(
          .out(NPC),
          .iO(nxtPC),
          .i1(target),
45
          .sel(nextPC_sel)
      );
      always @(branchTarget or predictedTarget or hit) begin
          if (PCSrc) begin
               target = branchTarget;
               nextPC_sel = PCSrc;
          end else begin
               target = predictedTarget;
               if (hit) begin
                   nextPC_sel = prediction;
56
57
               end else begin
                   nextPC_sel = 0;
               end
59
          end
60
      end
```

Listing 8: Fetch: Fetching instructions based on PC and branch prediction.

## 2.2.3 Branch Target Buffer

**Description:** The BranchTargetBuffer module helps in predicting the target of branch instructions.

```
module BranchTargetBuffer(
    output reg [15:0] predictedTarget,
    output reg hit,
    output reg prediction,
    input [15:0] PC,
    input [15:0] wBIA,
    input [15:0] branchTarget,
    input PCSrc
);
```

Listing 9: BranchTargetBuffer: Predicting branch target addresses.

#### 2.2.4 Instruction Fetch Workflow

#### 1. Instruction Fetch

The Fetch module is responsible for managing the Program Counter (PC) and deciding the next instruction to be fetched. It evaluates the control signals to determine whether to halt instruction fetching or update the PC. If the hlt signal is asserted, it halts the fetch process, freezing the PC at its current value. When the processor is allowed to continue (hlt is not asserted) and PCWrite is enabled, the PC is incremented to the address of the next instruction (assuming a 2-byte instruction width). If PCWrite is not enabled, the PC does not change. The Fetch module computes the nxtPC value based on these conditions and sets an enable signal to the Instruction-Memory module for fetching instructions.

#### 2. Instruction Memory Access

The InstructionMemory module handles reading instructions from memory. It accesses the memory array using the address provided by the PC value. When enabled, it retrieves the instruction located at the address specified by the PC and also reads

the instruction at the subsequent address (PC + 1) to provide two consecutive instructions.

#### 3. Branch Target Handling

The BranchTargetBuffer (BTB) predicts the target address for branch instructions to improve instruction fetching efficiency. It uses historical data to guess where a branch instruction will jump to, if taken. When a branch instruction is encountered, the BTB compares it against stored branch addresses and predicts a target address based on past behavior. If the prediction is successful (indicated by the hit signal), the predicted target address is used. Otherwise, the actual branch target address is used.

#### 4. Multiplexer Selection

It takes the computed next PC address and the branch target address from the BTB and selects one based on the nextPC\_sel signal. This signal is determined by branch prediction results and control signals. If branch prediction is successful (PCSrc is true and the prediction is accurate), the multiplexer selects the predicted branch target address. Otherwise, it uses the next sequential address.

#### 5. Update and Fetch

Once the multiplexer selects the appropriate PC address (either the next sequential address or the branch target address), the PC is updated to this new value. This updated PC is then used to fetch the next set of instructions from the Instruction-Memory. By updating the PC and fetching instructions accordingly, the processor continues executing instructions seamlessly, even when handling branches or other control flow changes.




Figure 2: RTL Design of Fetch Unit

- **2.3** Pipeline Registers and Buffers Pipeline registers and buffers play a vital role in pipelined processors, facilitating the transfer of data and control signals between stages. They ensure that each stage of the pipeline operates independently and efficiently. Below are the Verilog implementations for several pipeline registers and buffers used in a typical pipelined processor architecture.
- **2.3.1** Program Counter Register Description: Description: The PCReg module stores the current Program Counter (PC) value. It updates its output when the PCWrite signal is asserted, allowing for the PC to advance or be set to a new value.

```
module PCReg(
    output reg [15:0] PCOut,
    input [15:0] PCIn,
    input clk, rst, PCWrite);
    always @(posedge clk or posedge rst) begin
        if (rst)
            PCOut <= 16'b000000000000000;
        else if (PCWrite)
            PCOut <= PCIn;
    end
endmodule</pre>
```

Listing 10: PCReg: Program Counter Register.

2.3.2 Instruction Fetch/Decode Register Description: Description: The IFIDReg module holds intermediate data between the Instruction Fetch and Decode stages. It stores the PC+4 value, fetched instructions, and the next PC selection signal.

```
module IFIDReg(
      output reg [15:0] PCplus4Out,
      output reg [31:0] instrOut1, instrOut2,
      output reg nextPC_selOut,
      input [15:0] PCplus4In,
      input [31:0] instrIn1, instrIn2,
      input clk, IFIDWrite, IFFlush, nextPC_selIn);
      always @(posedge clk) begin
          if (IFIDWrite) begin
               if (IFFlush) begin
                   instrOut1 <= 32'b0;
                   instrOut2 <= 32'b0;
               end else begin
13
                   instrOut1 <= instrIn1;</pre>
                   instrOut2 <= instrIn2;</pre>
               PCplus4Out <= PCplus4In;
               nextPC_selOut <= nextPC_selIn;</pre>
18
          end
      end
 endmodule
```

Listing 11: IFIDReg: Instruction Fetch/Decode Register.




Figure 3: RTL Design of IFID

2.3.3 Dispatch Buffer Description: The DispatchBuffer module stores and forwards data between the decode stage and the execution stage. It handles register tags, data values, immediate values, control signals, and other necessary information.

```
module DispatchBuffer(
   output reg [3:0] rstag1out, rstag2out, rstag3out, rstag4out,
   output reg [15:0] dataRs1out, dataRt1out, dataRs2out, dataRt2out, imm1ou-
   output reg [5:0] ctrl1out, ctrl2out,
   output reg [3:0] robDest1out, robDest2out,
   output reg [2:0] func1out, func2out,
```

```
output reg spec1out, spec2out, nextPC_selOut,
      input [3:0] rstag1in, rstag2in, rstag3in, rstag4in,
      input [15:0] dataRs1in, dataRt1in, dataRs2in, dataRt2in, imm1in, imm2in,
      input [5:0] ctrl1in, ctrl2in,
      input [3:0] robDest1in, robDest2in,input [2:0] func1, func2,input clk, s
      always @(posedge clk) begin
           if (dispatchWrite) begin
                if (flush) begin
                    rstag1out <= 4'b0;
                    rstag4out <= 4'b0;
                    dataRs1out <= 16'b0;
                    dataRt1out <= 16'b0;
                    dataRs2out <= 16'b0;
                    dataRt2out <= 16'b0;
                    imm1out <= 16'b0;
                    imm2out <= 16'b0;
                    ctrl1out <= 6'b0;
                    ctrl2out <= 6'b0;
                    robDest1out <= 4'b0;
                    robDest2out <= 4'b0;
                    func1out <= 3'b0;</pre>
                    func2out <= 3'b0;</pre>
                    spec1out <= 1'b1;
                    spec2out <= 1'b1;</pre>
                end else begin
                    rstag1out <= rstag1in;</pre>
                    rstag2out <= rstag2in;
                    rstag3out <= rstag3in;</pre>
                    rstag4out <= rstag4in;</pre>
                    dataRs1out <= dataRs1in;</pre>
                    dataRt1out <= dataRt1in;</pre>
                    dataRs2out <= dataRs2in;</pre>
                    dataRt2out <= dataRt2in;</pre>
                    imm1out <= imm1in;</pre>
                    imm2out <= imm2in;</pre>
                    ctrl1out <= ctrl1in;</pre>
                    ctrl2out <= ctrl2in;
                    robDest1out <= robDest1in;</pre>
                    robDest2out <= robDest2in;</pre>
                    func1out <= func1:</pre>
                    func2out <= func2;</pre>
                    spec1out <= spec1in;</pre>
                    spec2out <= spec2in;</pre>
                    PCplus2out <= PCplus2in;
                end
                nextPC_selOut <= nextPC_selIn;</pre>
      end
55 endmodule
```

Listing 12: DispatchBuffer: Dispatch Buffer.

**2.3.4** Execute Buffer Description Description: The ExecuteBuffer module holds data and control information related to the execution stage, including CDB data and entry tags.

```
module ExecuteBuffer(
      output reg [41:0] CDBData,
      output reg [1:0] entryTCout_I, entryTCout_LS,
3
      output reg [2:0] clearRSEntry,
      input [20:0] int_datain, MUL_datain, LS_datain,
      input [1:0] entryTCin_I, entryTC_LS,
      input clk
 );
      always @(posedge clk) begin
          if (int_datain[20]) begin
              CDBData[20:0] = int_datain;
              clearRSEntry[0] = 1;
              entryTCout_I = entryTCin_I;
              if (LS_datain[20]) begin
                  CDBData[41:21] = LS_datain;
                  clearRSEntry[1] = 1;
                  entryTCout_LS = entryTC_LS;
                  clearRSEntry[2] = 0;
              end else if (MUL_datain[20]) begin
19
                  CDBData[41:21] = MUL_datain;
20
                  clearRSEntry[2] = 1;
                  clearRSEntry[1] = 0;
              end
          end else if (LS_datain[20]) begin
              CDBData[20:0] = LS_datain;
              clearRSEntry[1] = 1;
              clearRSEntry[0] = 0;
              entryTCout_I = 2'bxx;
              entryTCout_LS = entryTC_LS;
              if (MUL_datain[20]) begin
                  CDBData[41:21] = MUL_datain;
                  clearRSEntry[2] = 1;
                  clearRSEntry[1] = 0;
          end else if (MUL_datain[20]) begin
              CDBData[20:0] = MUL_datain;
              clearRSEntry[2] = 1;
              clearRSEntry[0] = 0;
              clearRSEntry[1] = 0;
          end
      end
 endmodule
```

Listing 13: ExecuteBuffer: Execute Buffer.




Figure 4: RTL Design of Execution Buffer

#### 2.3.5 Data Flow Overview

- Program Counter Update: The PCReg module is responsible for maintaining and updating the Program Counter (PC). It updates the PC based on control signals such as PCWrite and rst. If the rst (reset) signal is active, it sets the PC to zero. Otherwise, it updates the PC with a new value if PCWrite is asserted. This updated PC value determines the address for fetching the next instruction.
- Instruction Fetch: The updated PC value from PCReg is used by the InstructionMemory module to fetch instructions from memory. The InstructionMemory module reads the instructions from a predefined memory file or array based on the current PC value. The fetched instructions are then passed on to the next stage of the pipeline.
- Instruction Fetch to Decode: The IFIDReg module acts as a pipeline register that holds the fetched instructions and the address of the next instruction (PCplus4). It transfers this information from the fetch stage to the decode stage. This is crucial for maintaining the continuity of instructions as they pass through the pipeline.
- Instruction Decode: During the decode stage, the DispatchBuffer processes the instruction data, including decoding register operands, immediate values, control signals, and other necessary information. It manages the information flow from the decode stage to the execution stage. It also handles scenarios where instructions may need to be flushed (cleared) due to control hazards or changes in execution flow.
- Execution: The IDEXReg module stores data and control signals as they move from the decode stage to the execution stage. It includes operands, immediate values, and

control signals required for the execution of arithmetic or logical operations. This data is used by the execution units to perform the actual computations.

- Execute to Memory: After the execution stage, results such as the output of arithmetic operations and any data to be written to memory are stored in the EXMEMReg module. This module holds the results and control signals necessary for the memory access stage, including addresses for memory operations and the destination register for results.
- Memory to Write-Back: In the memory stage, data that has been read from memory or computed by the ALU (Arithmetic Logic Unit) is stored in the MEMWBReg module. This data is then prepared for writing back to the register file. The MEMWBReg module holds data that will be used to update the registers and ensures that results from memory operations or computations are correctly passed to the write-back stage.
- Write-Back: Finally, the write-back stage updates the register file with the results stored in MEMWBReg. This includes writing data read from memory or the result of ALU computations into the appropriate registers. This step ensures that the results of operations are available for future instructions.

#### 2.4 Control Unit

#### 2.4.1 Verilog Code

```
1 module ControlUnit(
      input [5:0] opcode,
      input [5:0] functCode,
      output reg sw, lw, r, branch, jmp, hlt,
      output reg [2:0] func // 1xx - mul, 000 - ADD, 001 - SUB, 010 - AND, 011
6);
      parameter R = 6'b000000,
      LW = 6'b100011,
      SW = 6'b101011,
      BEQ = 6'b000100,
      HLT = 6'b1111111,
      JMP = 6'b000010;
      parameter ADD = 6'b100000,
      SUB = 6'b100010,
      AND = 6'b100100,
16
      OR = 6'b100101,
17
      SLT = 6'b101010,
      MUL = 6'b100001;
      initial begin
          hlt = 0;
      end
      always @(opcode or functCode) begin
          case (opcode)
              R: begin
                  r = 1;
                   sw = 0;
                   lw = 0;
                   branch = 0;
                   jmp = 0;
                   hlt = 0;
                   if (functCode == ADD)
                       func = 3'b000;
                   else if (functCode == SUB)
                       func = 3, b001;
                   else if (functCode == AND)
                       func = 3'b010;
                   else if (functCode == OR)
                       func = 3'b011;
                   else if (functCode == MUL)
                       func = 3'b100;
              end
              LW: begin
45
                   r = 0;
46
                   sw = 0;
47
                   lw = 1;
```

```
branch = 0;
49
                     jmp = 0;
                     hlt = 0;
51
                end
                SW: begin
53
                     r = 0;
54
                     sw = 1;
                     lw = 0;
                     branch = 0;
                     jmp = 0;
                     hlt = 0;
59
                end
                BEQ: begin
61
                     r = 0;
                     sw = 0;
                     lw = 0;
                     branch = 1;
65
                     jmp = 0;
66
                     hlt = 0;
67
                end
                JMP: begin
                     r = 0;
70
                     sw = 0;
71
                     lw = 0;
                     branch = 0;
                     jmp = 1;
                     hlt = 0;
                end
                HLT: begin
                     r = 0;
                     sw = 0;
                     lw = 0;
                     branch = 0;
                     jmp = 0;
82
                     hlt = 1;
83
                end
84
           endcase
      end
 endmodule
```

Listing 14: Control Unit: Control Unit Module.

**2.4.2** Explanation The ControlUnit module generates control signals for the processor based on the opcode and function code of the current instruction. Here is a detailed breakdown:

#### **Inputs:**

- opcode [5:0]: The 6-bit opcode field of the instruction that determines the instruction type.
- functCode [5:0]: The 6-bit function code field of the instruction, used to specify

operations for R-type instructions.

# **Outputs:**

- sw: A signal indicating a store word (SW) instruction.
- lw: A signal indicating a load word (LW) instruction.
- r: A signal indicating a register (R-type) instruction.
- branch: A signal indicating a branch instruction (BEQ).
- jmp: A signal indicating a jump instruction (JMP).
- hlt: A signal indicating a halt instruction (HLT).
- func [2:0]: A 3-bit function code specifying the exact operation for R-type instructions (e.g., ADD, SUB).

#### Operation:

- R-type Instructions: When the opcode corresponds to an R-type instruction (R), the r signal is set, and other signals are cleared. The func output is set according to the functCode to specify the operation (e.g., ADD, SUB, OR).
- LW Instruction: For a load word instruction (LW), the lw signal is set, and all other control signals are cleared.
- SW Instruction: For a store word instruction (SW), the sw signal is set, and other signals are cleared.
- Branch Instruction: For a branch instruction (BEQ), the branch signal is set, and other signals are cleared.
- Jump Instruction: For a jump instruction (JMP), the jmp signal is set, and other signals are cleared.
- Halt Instruction: For a halt instruction (HLT), the hlt signal is set, and all other signals are cleared.




Figure 5: RTL Design of Control Unit

#### 2.5 Instructions Decode Unit

**2.5.1** Register File The RegisterFile module manages the storage and retrieval of data for the processor's registers. It handles read and write operations based on control signals and provides the necessary data for other modules. This module also supports a mechanism for reading register statuses and updating their values based on various control signals.

```
module RegisterFile(
     input regRead, clk, hlt, busy1, busy2,
     input [1:0] regWrite,
     input [4:0] readAddr1, readAddr2, readAddr3, readAddr4,
     writeAddr1, writeAddr2, destBT1, destBT2, input [3:0] tag1,
     tag2, input [15:0] writeData1,
     writeData2, output reg [20:0] readData1, readData2, readData3,
     readData4, output reg read
 );
9
     parameter DATA_WIDTH = 16;
     parameter ARF_WIDTH = DATA_WIDTH + 5;
     initial read = 0;
     reg [ARF_WIDTH - 1:0] registers[0:31];
16
     always @(posedge clk) begin
         if (regRead) begin
              readData1 = registers[readAddr1];
              readData2 = registers[readAddr2];
              readData3 = registers[readAddr3];
              readData4 = registers[readAddr4];
              registers[destBT1][20:16] = {tag1, busy1};
              registers[destBT2][20:16] = {tag2, busy2};
              read = "read;
         end
     end
     always @(posedge clk) begin
         if (regWrite[0])
              registers[writeAddr1][15:0] <= writeData1;</pre>
     end
33
     always @(posedge clk) begin
         if (regWrite[1])
              registers[writeAddr2][15:0] <= writeData2;</pre>
     end
     initial begin
40
         41
          $readmemh("loadReg1.dat", registers);
42
     end
```

```
integer i;
45
      initial begin
46
          for (i=0; i<14; i=i+1)</pre>
              display(time, "uuregu%du=u%d", i, registers[i][15:0]);
          #200 for (i=1; i<12; i=i+1)
49
              display(time, "uuregu%du=u%d", i, registers[i][15:0]);
      end
      always @(registers[7])
          display(time, "uuregu7u=u%d", registers[7][15:0]);
54
      always @(registers[11])
          display(time, "uuregu11u=u%d", registers[11][15:0]);
      always @(registers[8])
          display(time, "uuregu8u=u%d", registers[8][15:0]);
      always @(registers[5])
          display(time, "uuregu5u=u%d", registers[5][15:0]);
      always @(registers[2])
65
          display(time, "uuregu2u=u%d", registers[2][15:0]);
 endmodule
```

Listing 15: RegisterFile: Register File Module.

**2.5.2** Decode The decode module interprets the instruction fields to generate control signals and extract relevant data. It interfaces with the ControlUnit to produce control signals based on the opcode and function code. It also determines if speculative execution is required based on the control signals from both instructions.

```
module decode (
      input [31:0] instr1, instr2,
      output [4:0] rs1, rt1, rd1, rs2, rt2, rd2,
      output [5:0] ctrl1, ctrl2,
      output [2:0] func1, func2,
      output [15:0] immediate1, immediate2,
      output reg spec1, spec2
 );
      wire [5:0] opcode1, opcode2;
      wire [15:0] imm1, imm2;
      assign opcode1 = instr1[31:26];
      assign imm1 = instr1[15:0];
14
      assign rs1 = instr1[25:21];
      assign rt1 = instr1[20:16];
      assign rd1 = instr1[15:11];
18
      assign opcode2 = instr2[31:26];
```

```
assign imm2 = instr2[15:0];
      assign rs2 = instr2[25:21];
      assign rt2 = instr2[20:16];
      assign rd2 = instr2[15:11];
      ControlUnit CU1(ctrl1[5],
25
      ctrl1[4], ctrl1[3],
      ctrl1[2], ctrl1[1],
      ctrl1[0], func1,
      opcode1, instr1[5:0]);
      ControlUnit CU2(ctrl2[5],
      ctrl2[4], ctrl2[3],
      ctrl2[2], ctrl2[1],
      ctrl2[0], func2,
      opcode2, instr2[5:0]);
      reg speculative;
      initial begin
          speculative = 0;
          spec1 = 0;
          spec2 = 0;
      always @(ctrl1 or ctrl2) begin
41
          if (speculative == 0) begin
              if (ctrl1[2]) begin
                   spec1 = 0;
                   spec2 = 1;
                   speculative = 1;
              end else if (ctrl2[2]) begin
                   speculative = 1;
                   spec1 = 0;
                   spec2 = 0;
              end else
                   speculative = 0;
          end else begin
              spec1 = 1;
54
              spec2 = 1;
          end
      end
58 endmodule
```

Listing 16: decode: Decode Module.




Figure 6: RTL Design of Decode Unit

**2.5.3** Source Read The SourceRead module determines the source data for instructions based on whether the data is valid or needs to be retrieved from the reorder buffer.

```
module SourceRead(
      output reg [15:0] srcData,
      output reg [3:0] srcTag,
      input [16:0] regData, robData,
      input [3:0] robTag,
      input W);
      always @(W) begin
          #1 if (regData[16]) begin
               if (robData[16]) begin
                   srcData = robData[15:0];
                   srcTag = 4'b0;
               end else begin
                   srcTag = robTag;
13
               end
          end else begin
               srcData <= regData[15:0];</pre>
               srcTag = 4'b0;
          end
      end
19
 endmodule
```

Listing 17: SourceRead: Source Read Module.




Figure 7: RTL Design of Source Read

**2.5.4** Find Type The FindType module classifies instructions based on control signals. It determines the type of instruction (e.g., arithmetic, load/store, branch) to aid in directing the flow of execution and handling different types of instructions appropriately.

```
module FindType(
      output reg [1:0] type,
      input [5:0] ctrl
 );
      always @(ctrl) begin
          if (ctrl[3] || ctrl[4])
              type = 2'b00;
          else if (ctrl[5])
              type = 2'b01;
          else if (ctrl[2])
              type = 2'b10;
          else if (ctrl[1])
              type = 2'b11;
14
      end
 endmodule
```

Listing 18: FindType: Find Type Module.




Figure 8: RTL Design of Control Unit

- **2.6** Instruction Execution Unit The Instruction Execution Unit is responsible for executing the instructions after they have been decoded. This section details the components involved in executing instructions, including their respective Verilog implementations and functionalities.
- **2.6.1** Reservation Station for Integer Instructions The ReservationStation module is used to hold instructions waiting for execution. It stores the instructions along with their operands and status until they are executed. This module manages the reservations for different functional units and ensures that instructions are executed in the correct order.

```
module ReservationStationInt(
      output reg [15:0] rsOut, rtOut,
      output reg [3:0] robTagOut,
3
      output reg [1:0] funcOut, entryToBeClearedOut,
      output reg stall, issued,
      input [15:0] rs1in, rt1in, rs2in, rt2in,
      input [3:0] tag_rs1in, tag_rt1in, tag_rs2in, tag_rt2in,
      input [1:0] func1in, func2in, load, entryToBeClearedIn,
      input [5:0] robDest1, robDest2,
      input clk, clearRSEntry, flush,
      input [41:0] CDBData);
      parameter SPEC_WIDTH = 4;
      reg [SPEC_WIDTH-1:0] spec1, spec2;
13
      reg [48:0] resEntries [0:3];
14
      wire [3:0] busyBits;
      wire [1:0] index1, index2;
      wire [1:0] full;
      reg [1:0] head;
      initial begin
19
          spec1 = {SPEC_WIDTH{1'b0}};
          spec2 = {SPEC_WIDTH{1'b0}};
          resEntries[0] = 49'b0;
          resEntries[1] = 49'b0;
          resEntries[2] = 49'b0;
          resEntries[3] = 49'b0;
          head = 2'b0;
26
          stall = 0;
      assign busyBits = {resEntries[(head + 2'b11) % 4][47], resEntries[(head
      allocateUnit au(index1, index2, full, busyBits, clk);
      always @(posedge clk) begin
          if (load[0] && (full == 2'b00 || full == 2'b01) && (rt1in >= 0 && rs
              resEntries[index1] = {spec1, 1'b1, func1in, robDest1, tag_rt1in,
              resEntries[index1][0] = (tag_rs1in == 4'b0 && tag_rt1in == 4'b0)
          end
          if (load[1] && full == 2'b00) begin
              resEntries[index2] = {spec2, 1'b1, func2in, robDest2, tag_rt2in,
38
              head = (head + 1) \% 4;
              resEntries[index2][0] = (tag_rs2in == 4'b0 && tag_rt2in == 4'b0)
```

```
end
      end
42
      always @(posedge clk) begin
43
           if (flush) begin
               resEntries[0] <= 49'b0;
4.5
               resEntries[1] <= 49'b0;
               resEntries[2] <= 49'b0;</pre>
               resEntries[3] <= 49'b0;
           end
      end
50
      always @(full) begin
           stall = (full == 2'b11);
      always @(posedge clk) begin
           if (clearRSEntry) begin
               resEntries[entryToBeClearedIn][47] <= 1'b0;</pre>
               resEntries[entryToBeClearedIn][0] <= 1'b0;</pre>
           end
      end
      always @(posedge clk) begin
           casex ({resEntries[3][0], resEntries[2][0], resEntries[1][0], resEnt
               4'bxxx1: begin
62
                    rsOut <= resEntries[0][16:1];
63
                    rtOut <= resEntries[0][36:21];
                    robTagOut <= resEntries[0][44:41];</pre>
                    funcOut <= resEntries[0][46:45];</pre>
                    entryToBeClearedOut <= 2'b00;</pre>
67
                    issued <= 1'b1;
               end
               4'bxx10: begin
                    rsOut <= resEntries[1][16:1];
                    rtOut <= resEntries[1][36:21];
                    robTagOut <= resEntries[1][44:41];</pre>
                    funcOut <= resEntries[1][46:45];</pre>
                    entryToBeClearedOut <= 2'b01;</pre>
75
                    issued <= 1'b1;
               end
               4'bx100: begin
                    rsOut <= resEntries[2][16:1];
                    rtOut <= resEntries[2][36:21];
                    robTagOut <= resEntries[2][44:41];</pre>
                    funcOut <= resEntries[2][46:45];</pre>
                    entryToBeClearedOut <= 2'b10;</pre>
                    issued <= 1'b1;
               end
               4'b1000: begin
86
                    rsOut <= resEntries[3][16:1];
                    rtOut <= resEntries[3][36:21];
                    robTagOut <= resEntries[3][44:41];</pre>
                    funcOut <= resEntries[3][46:45];</pre>
90
                    entryToBeClearedOut <= 2'b11;</pre>
```

```
issued <= 1'b1;
92
               end
               default: begin
94
                   rsOut <= 16'b0;
                   rtOut <= 16'b0;
96
                   robTagOut <= 4'b0;</pre>
97
                   issued <= 1'b0;
               end
           endcase
100
      end
      wire [15:0] oper01, oper02, oper11, oper12, oper21, oper22, oper31, oper
      reg [1:0] tmIndex;
      tagMatch tm1(oper01, resEntries[0][20:17], CDBData);
104
      tagMatch tm2(oper02, resEntries[0][40:37], CDBData);
      tagMatch tm3(oper11, resEntries[1][20:17], CDBData);
106
      tagMatch tm4(oper12, resEntries[1][40:37], CDBData);
      tagMatch tm5(oper21, resEntries[2][20:17], CDBData);
108
      tagMatch tm6(oper22, resEntries[2][40:37], CDBData);
109
      tagMatch tm7(oper31, resEntries[3][20:17], CDBData);
      tagMatch tm8(oper32, resEntries[3][40:37], CDBData);
      always @(oper01 or oper02 or oper11
      or oper12 or oper21 or oper22 or oper31 or oper32) begin
113
           case (tmIndex)
114
               2'b00: begin
                   resEntries [0] [20:1] <= {4'b0, oper01};
116
                   resEntries[0][40:21] <= {4'b0, oper02};
               end
118
               2'b01: begin
119
                   resEntries[1][20:1] <= {4'b0, oper11};
                   resEntries[1][40:21] <= {4'b0, oper12};
               end
               2'b10: begin
                   resEntries[2][20:1] <= {4'b0, oper21};
                   resEntries[2][40:21] <= {4'b0, oper22};
               end
               2'b11: begin
                   resEntries[3][20:1] <= {4'b0, oper31};
                   resEntries[3][40:21] <= {4'b0, oper32};
               end
130
           endcase
      always @(resEntries[tmIndex]) begin
           resEntries[tmIndex][0]
           = (resEntries[tmIndex][20:17] == 4'b0 && resEntries[tmIndex]
135
           [40:37] == 4'b0);
136
      end
137
138 endmodule
```

Listing 19: Reservation Modules for Integer Instructions

**Explanation:** The ReservationStation module manages a reservation station for integer operations, handling the allocation, clearing, and issuing of entries based on var-

ious inputs and control signals.

2.6.2 Allocate Unit The AllocateUnit module is responsible for determining which entry in the reservation station will be used for a new instruction. It ensures that there is proper allocation of entries based on their availability and manages the corresponding indices.

Listing 20: AllocateUnit: Allocate Unit Module.

**Explanation:** The AllocateUnit module handles the assignment of available entries in the reservation station to new instructions. It updates the 'index1' and 'index2' outputs with the indices of the allocated entries and uses the 'full' signal to indicate whether there is space available.




Figure 9: RTL Design of Allocate Unit

**2.6.3** Tag match The TagMatch module compares instruction tags with those in the Common Data Bus (CDB) to determine if there is a match. It updates the operands based on the tag matches to ensure that instructions have the correct data for execution.

```
module tagMatch(
   output reg [15:0] operand,
   input [3:0] tag,
   input [41:0] CDBData

);

always @(*) begin
   if (tag == CDBData[19:16])
        operand <= CDBData[15:0];
   else if (tag == CDBData[40:37])
        operand <= CDBData[36:21];
end
endmodule</pre>
```

Listing 21: TagMatch: Tag Match Module.

**Explanation:** The TagMatch module is crucial for ensuring that operands used in instructions are up-to-date. It checks if the tag of an operand matches any tag in the CDB and updates the operand with the corresponding data if a match is found.




Figure 10: RTL Design of Tag Match

**2.6.4** Store Data Buffer (SDB) The StoreDataBuffer (SDB) module temporarily holds data for store operations that have not yet been completed. It manages read and write operations and tracks the readiness of the data within the buffer.

```
module StoreDataBuffer(
    input [2:0] readIndex1, readIndex2,
    input [15:0] wAddr, wData,
    input store,
    output reg [31:0] readData1, readData2,
    output [2:0] wIndex,
    output reg [1:0] ready,
    output full
);
reg [32:0] sdb [0:7];
always @(store) begin
    // Code for handling store operations
end
```

```
always @(readIndex1 or readIndex2) begin
// Code for reading data from SDB
end
end
endmodule
```

Listing 22: : Store Data Buffer Module.

**Explanation:** The StoreDataBuffer module manages data that is involved in store operations. It handles the writing of data into the buffer and provides read operations to access the stored data. The 'ready' output indicates if the data is ready to be accessed, while the 'full' signal shows if the buffer is at capacity.

**2.6.5** Reorder Buffer (ROB) The ReOrderBuffer (ROB) module maintains the order of instruction completion, ensuring that instructions are completed and written back in the correct sequence. It handles the final write-back stage and manages any branch corrections needed.

```
module ReOrderBuffer1(
      input clk, flush, correction,
      input [3:0] tag1, tag2, tag3, tag4,
      input [15:0] wData1, wData2,
      input [4:0] dest1, dest2,
      input [1:0] type1, type2,
      input [3:0] correctionIndex,
      output reg [27:0] data1, data2, data3, data4,
      output reg [3:0] index1, index2,
      output reg [1:0] wbType1, wbType2,
      output reg [20:0] wbData1, wbData2,
      output reg stall
 );
      reg [27:0] robEntries[0:15];
14
      always @(posedge clk) begin
      always @(correctionIndex) begin
19
      always @(flush) begin
      end
 endmodule
```

Listing 23: : Reorder Buffer Module.

**Explanation:** The ReOrderBuffer (ROB) ensures that instructions are executed and written back in the correct order. It handles write-backs and manages any corrections needed for mispredicted branches. The 'flush' signal clears the buffer entries as needed, while the 'correction' input deals with branch corrections. The 'stall' output indicates whether the ROB is busy and cannot accept new instructions.

**Summary:** Each component of the Instruction Execution Unit plays a crucial role in the accurate and efficient execution of instructions. The Reservation Station and Allocate Unit manage instruction scheduling and allocation, while the Tag Match, Store Data Buffer, and Reorder Buffer ensure correct data handling and final result processing.

## 2.7 Functional Units

2.7.1 Integer Functional Unit The IntegerFU module performs basic arithmetic and logical operations on 16-bit inputs. It takes two operands (a and b), a control signal (ctrl) to select the operation, and a destination tag (destTag).

```
module IntegerFU(CDBout, a, b, ctrl, destTag, issued);
    input [15:0] a, b;
    input [1:0] ctrl;
    input [3:0] destTag;
    input issued;
    output [20:0] CDBout;
    reg [15:0] out;
    assign CDBout = {issued, destTag, out};
    always @(*)
    begin
        case(ctrl)
            2'b00: out = a + b;
            2'b01: out = a - b;
            2'b10: out = a & b;
            2'b11: out = a | b;
        endcase
    end
endmodule
```

Listing 24: Integer Functional Unit.




Figure 11: RTL Design of Integer Functional Unit

2.7.2 Multiply Unit The multiply module handles the multiplication of two 8-bit numbers. It computes the product and outputs the result along with the issued status and destination tag in a 21-bit format. The multiplication operation is delayed by 40 time units.

```
module multiply(CDBout, a, b, destTag, issued);
input [7:0] a, b;
input issued;
input [3:0] destTag;
output [20:0] CDBout;
wire [15:0] tmp;
assign tmp = a * b;
assign #40 CDBout = {issued, destTag, tmp};
endmodule
```

Listing 25: Multiply: Multiply Unit.




Figure 12: RTL Design of Tag Match

2.7.3 Load/Store Unit The LoadStore module is used for address calculations in load and store operations. It performs addition between two 16-bit inputs (a and b) to compute the effective address for memory operations.

```
module LoadStore(out, a, b);
input [15:0] a, b;
output [15:0] out;
assign out = a + b;
endmodule
```

Listing 26: LoadStore: Load/Store Unit.

2.7.4 Branch Unit The BranchUnit module evaluates branch conditions and calculates the branch target address. It compares two 16-bit inputs (a and b) and, if they are equal and the branch is issued, it computes the new program counter address by adding the immediate value (imm) to the current program counter (PC).

```
module BranchUnit(PCSrc, branchTarget, a, b, PC, imm, issued);
input [15:0] a, b, PC, imm;
input issued;
output PCSrc;
```

```
output [15:0] branchTarget;
assign PCSrc = (issued && a == b) ? 1'b1 : 1'b0;
assign branchTarget = PCSrc ? PC + imm : PC;
endmodule
```

Listing 27: BranchUnit: Branch Unit.




Figure 13: RTL Design of Branch Unit

2.7.5 5-bit Multiplexer The mux5bit module is a 5-bit multiplexer that selects between two 5-bit inputs based on a single-bit select signal. It outputs one of the inputs depending on the value of the select signal.

```
module mux5bit(output[4:0] out, input[4:0] i0, input[4:0] i1, input
sel);
assign out = sel ? i1 : i0;
endmodule
```

Listing 28: : 5-bit Multiplexer.

## 3 Superscalar Processor Design

In this section, we will cover the data flow of a superscalar processor and provide the corresponding Verilog code for its implementation.




Figure 14: Flow of Data in Superscalar Processor

**3.1** Instruction Fetch (IF) Purpose: Retrieve two instructions per cycle from memory and update the Program Counter (PC).

## Components Involved:

- Program Counter (PC)
- Fetch Unit
- Instruction Memory

- 1. The PC provides the address of the current instruction.
- 2. The Fetch unit retrieves two instructions (instr1 and instr2) from memory based on the PC.

- 3. These instructions are passed to the IFID register, which holds them until they are needed in the Decode stage.
- 4. The PC is updated to point to the next set of instructions.

# **3.2** Instruction Fetch Workflow Purpose: Decode two instructions to determine their operation types and operands.

## Components Involved:

- Decode Unit
- Register File

#### Flow:

- 1. The Decode unit processes both instructions simultaneously.
- 2. It extracts the operation codes, source and destination registers, and immediate values.
- 3. The Register File is accessed to read the values of the source registers for both instructions.
- 4. Decoded information and control signals are forwarded to the Dispatch Buffer for both instructions.
- **3.3** Instruction Dispatch (DIS) Purpose: Dispatch two instructions to the appropriate reservation stations.

#### Components Involved:

- Dispatch Buffer
- Reservation Stations

- 1. The Dispatch Buffer holds the decoded instructions and associated data.
- 2. Each instruction is dispatched to its corresponding reservation station based on the instruction type:
  - Reservation Station for Integer Instructions
  - Reservation Station for Multiplications
  - Reservation Station for Load/Store Operations
  - Reservation Station for Branch Instructions

**3.4** Instruction Execution (EX) Purpose: Execute two instructions in parallel using functional units.

## Components Involved:

- Functional Units (e.g., Integer ALU, Multiplier, Load/Store Unit, Branch Unit)
- Reservation Stations

#### Flow:

- 1. Reservation stations provide operands to functional units when they are available.
- 2. Functional units perform the operations for both instructions in parallel.
- 3. The results are placed in the Execution Buffer for temporary holding before writing back.
- **3.5** Execution Buffer Purpose: Buffer the results of executed instructions before they are written back to the register file or memory.

### Components Involved:

• Execution Buffer

#### Flow:

- 1. The Execution Buffer temporarily holds results from the functional units.
- 2. Results are tagged with their respective reservation station or instruction identifiers.
- 3. This ensures that results are properly managed and prepared for broadcasting on the CDB.
- **3.6** Common Data Bus (CDB) Purpose: Broadcast results of two executed instructions to all relevant components.

### Components Involved:

- CDB
- Reservation Stations
- Reorder Buffer (ROB)

- 1. The CDB broadcasts results from the Execution Buffer.
- 2. Reservation stations receive these results and update their entries if the result matches their pending instructions.
- 3. The ROB also updates its entries with the results received on the CDB.

**3.7** Store Data Buffer (SDB) Purpose: Manage data being written to memory, especially for store operations.

## Components Involved:

- Store Data Buffer
- Data Memory

#### Flow:

- 1. Store instructions place their data into the Store Data Buffer.
- 2. The buffer holds data until it is written to memory.
- 3. When ready, the buffer transfers data to the Data Memory.

# 3.8 Write Back (WB) Purpose: Commit results to the register file or memory. Components Involved:

- Register File
- Memory

#### Flow:

- 1. The ROB determines when results are ready to be committed.
- 2. Results are written to the Register File if they are register results.
- 3. For store operations, the Store Data Buffer handles writing data to memory.
- **3.9** Commit (COM) Purpose: Finalize the instruction results and ensure that all instructions are correctly retired from the pipeline.

#### Components Involved:

- Reorder Buffer (ROB)
- Register File

- 1. The ROB tracks the status and results of instructions in program order.
- 2. When an instruction's result is confirmed to be correct and no exceptions occurred, it is committed.
- 3. The results are then written to the Register File or Memory, depending on the instruction type.
- 4. The ROB updates its entries to indicate that the instruction has been committed, allowing subsequent instructions to proceed.

## 3.9.1 Verilog Code to implement Superscalar Processor This module module calls all the small modules in the top module.

```
module SuperScalarProcessor(input clk, input rst);
          parameter PC_WIDTH = 16, DATA_WIDTH = 16;
          parameter INSTR_WIDTH = 32;
          parameter MEM_SIZE = 1024; //2^10
6
          reg IFFlush, flush;
          wire PCSrc,
   nextPC_sel_f, nextPC_sel_IFID, nextPC_sel_dis, nextPC_sel_RSB;
   wire[PC_WIDTH-1:0] NPC,
   PCplus2, PCplus2Out, PCOut, PCplus2Out_dis, PCOut_RSB, branchAddress;
          reg [PC_WIDTH-1:0] PC, branchTarget;
          wire[INSTR_WIDTH-1:0] instr1, instr1Out, instr2, instr2Out;
13
          always@(rst or NPC)
14
          begin
                  if(rst)
                  begin
                          $display($time, "PC<sub>□</sub>=<sub>□</sub>%d", PC);
19
                  end
                  else
                          PC = NPC;
          end
          initial
          begin
                  flush = 0;
                  IFFlush = 0;
                  PCWrite = 1;
                  IFIDWrite = 1;
                  dispatchWrite = 1;
          reg PCWrite, IFIDWrite, dispatchWrite;
          PCReg reg0(PCOut, PC, clk, rst, PCWrite);
          Fetch f(nextPC_sel_f, NPC, PCplus2, instr1, instr2, (PCSrc || ctrl1[
          IFIDReg reg1(PCplus2Out, instr1Out, instr2Out, nextPC_sel_IFID, PCpl
36
          wire [20 : 0] readData1, readData2, readData3, readData4;
          wire [15: 0] dataRs1, dataRt1, dataRs2, dataRt2, imm1, imm2, imm1ou
          wire [3:0] rstag1, rstag2,
          wire [4:0] rs1, rt1, rs2, rt2,
          always@(posedge clk)
41
                  #1 W = 1;
          always@(negedge clk)
                  #1 W = 0;
          decode dec(rs1, rt1, rd1, rs2, rt2, rd2, imm1, imm2, ctrl1, ctrl2, f
          RegisterFile rf(read, readData1, readData2, readData3, readData4, 1'
46
          SourceRead srcRead1(dataRs1, rstag1, readData1[16:0], robdata1[23:7]
          SourceRead srcRead2(dataRt1, rstag2, readData2[16:0], robdata2[23:7]
48
          SourceRead srcRead3(dataRs2, rstag3, readData3[16:0], robdata3[23:7]
```

```
SourceRead srcRead4(dataRt2, rstag4, readData4[16:0], robdata4[23:7]
          mux5bit mux1(destBT1, rt1, rd1, ctrl1[3]);
          mux5bit mux2(destBT2, rt2, rd2, ctrl2[3]);
          FindType ft1(type1, ctrl1);
          FindType ft2(type2, ctrl2);
          always@(ctrl1[1] or ctrl2[1])
          begin
                  if(ctrl1[1])
                          branchTarget = imm1;
                  else if(ctrl2[1])
                          branchTarget = imm2;
                  else
                          branchTarget = branchAddress;
          end
          wire [15: 0] dataRs1out, dataRt1out, dataRs2out, dataRt2out;
          wire [3:0] rstag1out, rstag2out, rstag3out, rstag4out;
          wire [5:0] ctrl1out, ctrl2out;
          reg [1:0] load_I, load_LS, load_M, load_B;
          wire stall, stall_I, stall_LS, stall_B, stall_M, stall_ROB, LorSout_
          wire [3:0] robDest1out, robDest2out;
          DispatchBuffer dispatch_buf(rstag1out, rstag2out, rstag3out, rstag4o
  robDest1out, robDest2out, func1out, func2out, spec1out, spec2out, PCplus2Ou
 imm1, imm2, ctrl1, ctrl2, robIndex1, robIndex2, func1, func2, spec1, spec2,
72
          always@(ctrl1out or func1out)
          begin
                  if(ctrl1out[5] == 1 || ctrl1out[4] == 1)
                  begin
                          load_LS[0] = 1;
                          LorS1 = ctrl1out[4];
                          load_I[0] = 0;
                          load_M[0] = 0;
                          load_B[0] = 0;
                  else if(ctrl1out[3]) // r type instr
                  begin
                          load_LS[0] = 0;
                          load_I[0] = ~func1out[2];
                          load_M[0] = func1out[2];
                          load_B[0] = 0;
89
                  else if(ctrl1out[2])
                  begin
                          load_LS[0] = 0;
                          load_I[0] = 0;
                          load_M[0] = 0;
                          load_B[0] = 1;
95
                  end
96
                  else if(ctrl1out[0])
                  begin
                          load_LS= 2'b0;
99
                           load_I = 2'b0;
```

```
load_M = 2'b0;
101
                             load_B = 2'b0;
                    end
103
                    else
104
                    begin
                             load_LS[0] = 0;
106
                             load_I[0] = 0;
                             load_M[0] = 0;
                             load_B[0] = 0;
109
                    end
           end
           always@(ctrl2out or func2out)
112
113
           begin
                    if(ctrl2out[5] == 1 || ctrl2out[4] == 1)
                    begin
                             load_LS[1] = 1;
                             LorS2 = ctrl2out[4];
117
                             load_I[1] = 0;
118
                             load_M[1] = 0;
119
                             load_B[1] = 0;
                    end
                    else if(ctrl2out[3] == 1)
                    begin
123
                             load_LS[1] = 0;
124
                             load_I[1] = ~func2out[2];
                             load_M[1] = func2out[2];
                             load_B[1] = 0;
127
128
                    else if(ctrl2out[2])
130
                    begin
                             load_LS[1] = 0;
                             load_I[1] = 0;
                             load_M[1] = 0;
                             load_B[1] = 1;
134
                    end
                    else
136
                    begin
                             load_LS[1] = 0;
                             load_I[1] = 0;
139
                             load_M[1] = 0;
140
                             load_B[1] = 0;
141
                    end
           wire [15:0] rsout_I, rtout_I, rsout_M, rtout_M, rsout_LS, rtout_LS,
144
           wire [3:0] robTagOut_I, robTagOut_M, robTagOut_LS, robTagOut_B;
145
           wire [41:0] CDBData;
146
           reg CDBBusy, LorS1, LorS2;
147
           wire issued_I, issued_LS, issued_M, issued_B;
148
           ReservationStationInt RS_Int(stall_I, issued_I, entryTCout I, robTag
           ReservationStation RS_mul(stall_M, issued_M, robTagOut_M, rsout_M, r
150
           ReservationStationLS RS_ls(stall_LS, issued_LS, entryTCout LS, robTa
```

```
ReservationStation_Branch RS_B(stall_B, issued_B, robTagOut_B, rsout
152
           wire [20:0] int_out, mul_out;
           wire [1:0] aluOp, entryTCin_I, entryTCout_I, entryTCin_LS, entryTCou
154
           wire [15:0] LSData, LS_out, loadData;
           wire [2:0] clearRSEntry;
156
           IntegerFU IFU(int_out, rsout_I, rtout_I, alu0p, robTagOut_I, issued_
158
           multiply mul(mul_out, rsout_M[7:0], rtout_M[7:0], robTagOut_M, issue
           LoadStore LS(LS_out, rsout_LS, immOut_LS);
           BranchUnit BU(PCSrc, branchAddress, rsout_B, rtout_B, PCOut_RSB, imm
161
           always@(issued_B or PCSrc)
162
           begin
                   if(issued_B && PCSrc)
164
                            flush = 1;
                   else
166
                            flush = 0:
167
168
           StoreDataBuffer sdb(sdbFull, sdReady, strData1, strData2, strdIndex,
169
           DataMemory dm(loadData, LS_out, LorSout_LS, memWrite, strData1[15:0]
      assign LSData = LorSout_LS ? loadData : {13'b0, strdIndex};
           ExecuteBuffer EX_buf(CDBData, clearRSEntry, entryTCin_I, entryTCin_L
           wire [3:0] robtag1, robtag2, robtag3, robtag4, robIndex1, robIndex2;
173
           wire [27:0] robdata1, robdata2, robdata3, robdata4;
174
           wire [1:0] type1, type2;
           wire [20:0] wbData1, wbData2;
           wire [1:0] wbType1, wbType2;
           wire [3:0] wIndex1, wIndex2;
178
           wire [15:0] wData1, wData2;
179
           wire correction;
180
           assign correction = ~(PCSrc^nextPC_sel_RSB);
181
           assign robtag1 = readData1[20:17];
           assign robtag2 = readData2[20:17];
           assign robtag3 = readData3[20:17];
           assign robtag4 = readData4[20:17];
185
           ReOrderBuffer1 rob(stall_ROB, wbData1, wbData2, wbType1, wbType2, ro
186
           reg [2:0] strIndex1, strIndex2;
187
           reg [4:0] destReg1, destReg2;
           wire [31:0] strData1, strData2;
           wire [2:0] strdIndex;
190
           wire [1:0] sdReady;
191
           wire sdbFull;
           always@(wbType1 or wbData1)
           begin
                   if(wbType1 == 2'b00)
195
                   begin
196
                            destReg1 = wbData1[4:0];
197
                            regWData1 = wbData1[20:5];
198
                            regWrite[0] = 1'b1;
199
                            memWrite[0] = 1'b0;
                   end
201
                   else if(wbType1 == 2'b01)
202
```

```
begin
203
                                                                                               regWrite[0] = 1'b0;
204
                                                                                               memWrite[0] = 1'b1;
205
                                                                                                strIndex1 = wbData1[7:5];
206
                                                                   end
207
                                                                   else
208
                                                                   begin
209
                                                                                               regWrite[0] = 1'b0;
                                                                                               memWrite[0] = 1'b0;
                                                                   end
212
                                     end
213
                                     always@(wbType2 or wbData2)
214
                                     begin
                                                                   if(wbType2 == 2'b00)
                                                                   begin
217
                                                                                                destReg2 = wbData2[4:0];
218
                                                                                                regWData2 = wbData2[20:5];
219
                                                                                               regWrite[1] = 1'b1;
                                                                                               memWrite[1] = 1'b0;
                                                                   end
                                                                   else if(wbType2 == 2'b01)
223
                                                                   begin
224
                                                                                               regWrite[1] = 1'b0;
225
                                                                                               memWrite[1] = 1'b1;
226
                                                                                               strIndex2 = wbData2[7:5];
                                                                   end
                                                                   else
229
                                                                   begin
230
                                                                                                regWrite[1] = 1'b0;
231
                                                                                               memWrite[1] = 1'b0;
232
                                                                   end
                                     end
234
                                     always@(stall_I or stall_LS or stall_B or stall_M or stall_ROB)
235
                                     begin
236
                                                                   if(stall_I || stall_LS || stall_B || stall_M || stall_ROB)
237
                                                                   begin
                                                                                                IFIDWrite = 0;
                                                                                                dispatchWrite = 0;
240
                                                                                               PCWrite = 0;
241
                                                                   end
242
                                                                   else
243
                                                                   begin
                                                                                                IFIDWrite = 1;
                                                                                                dispatchWrite = 1;
246
                                                                                               PCWrite = 1;
247
                                                                   end
248
249
                                     end
                                     always@(CDBData)
                                                                   display(time, "_USuper_U:_UCDBData_U:_Udata1_U=_U%d,_Utag1_U=_U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_U=U%d,_Udata1_Udata1_U=U%d,_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Udata1_Uda
252 endmodule
```

Listing 29: : Superscalar Module.




Figure 15: Flow of Data in Superscalar Processor