

MIPS Processor



GROUP - 10

Namit Shah AU1841067

Devam Shah AU1841044

Martand Javia AU1841064

Harvish Jariwala AU1841050

Motivation



- Old processors weren't capable of using the hardware optimally.
- Additionally, they cannot process large sized data (in terms of bits).
- MIPS has a fixed-length, regularly encoded instruction set and uses a load/store data model.
- MIPS uses memory efficiently and parallelly uses all the stages.
- MIPS microprocessor are used in variety of applications like game consoles, office automation, internet modems and set-top boxes.
- MIPS is used by companies like NEC, Cisco, Silicon Graphics, Sony and Nintendo.

Specifications



Clock
Speed
100 MHz

Can Perform
upto 64 Unique
Instructions

Data
Bus
16 bit

High speed
Multiplication

Address
Bus
16 bit

Data Memory
Storage
Capacity :
1 MB

Number of
I/O Pins :
37


Single Cycle
Pipelined
Processor

16 bit RISC
based
Architecture

2 MB
Program
Memory
ROM

Branch
Prediction


Block Diagram



Simulation Results



● Addition Instruction




Clock Speed : 500 ns
Addition Output : 8.5 μs

Simulation Results



- Multiplication Instruction and Branch Prediction



Clock Speed : 5 ns

Multiplication Results : 382.5 ns (ADD + SUB + JUMP (This all instructions has their own processing time))

- Booth Multiplier (Separate Module Results & ALU Results)


Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns
Product[15:0]	1974	-90	294	3150				1974			
multiplcand[7:0]	94	30	-98	30				94			
multiplier[7:0]	21	-3		105				21			

Name	Value	
ans_ex[15:0]	0090	XXXX 0000 0033 ffd3 0090 0000 0033 ffcf
DM_data[15:0]	0030	XXXX 0000 0030
data_out[15:0]	0000	XXXX 0000
flag_ex[1:0]	00	XX 00 01 00 10 00
A[15:0]	0003	
B[15:0]	0030	
data_in[15:0]	0008	
op_dec[5:0]	000011	XXXXXX 000000 000001 000011 000100 000101 000110 000111 001
clk	1	
reset	1	

Simulation Results



- Booth Multiplier (MIPS Results)



Clock Speed : 500 ns
 Multiplication Output : 9.5 μ s

Clock Speed : 5 ns
 Multiplication Output : 95 ns

Simulation Results



Booth Multiplier

VS

Normal Multiplication

Clock Speed : 5 ns
Multiplication Output : 95 ns

```
ADD $0 $0 $0
MVI $1 #0 #8
MVI $2 #0 #6
MVI $3 #0 #0
MVI $4 #0 #4
BTH $3 $2 $1
OUT #0 $2 #0
ST  #0 $4 $3
HLT #0 #0 #0
```

Clock Speed : 5 ns
Multiplication Results : 382.5 ns

```
ADD $0 $0 $0
MVI $1 #0 #8
MVI $2 #0 #6
MVI $3 #0 #0
MVI $4 #0 #4
ADD $3 $3 $1
SBI $2 $2 #1
JNZ #0 #05
OUT #0 $2 #0
ST  #0 $4 $3
HLT #0 #0 #0
```

Comparison



VS



8085

Intel's world famous berserker

8 bits
16 bits
Von - Neumann
246
Semi - CISC
X
✓
8
16 bits
2 bits

← Data Width →
← Address Width →
← Architecture →
← Instructions →
← ISA →
← Pipelining →
← Accumulator →
← No. of Registers →
← IR →
← Memory Control →

MIPS

Our beloved MIPS architecture



16 bits
16 bits
Harvard
29
RISC
✓
X
32
32 bits
1 bit



Multiply error

We got wrong answer while multiplying two numbers as we stalled excessively in the Jump Control Block



Booth Delay

Booth algorithm took more cycles than expected in the development phase due to code error

Challenges



WARNING!

Avoiding warnings while designing the architecture was another major challenge



Module Integration

We got wrong answer while multiplying two numbers as we stalled excessively in the Jump Control Block

Feedback of pipeline Processor



- Pipelining increased the speed up factor of processor, thus reducing the time of instruction execution.
- Cache memory , multi core processor and floating point values are some functionality that can be added to our processor to make it faster and more user friendly .
- Efficient use of all the components of the processor is possible through pipelining, while it is not possible in non pipelined processor.