MIPS Processor

GROUP - 10

Namit Shah AU1841067

Devam Shah AU1841044


Martand Javia AU1841064

Harvish Jariwala AU1841050


Motivation

- Old processors weren't capable of using the hardware optimally.
- Additionally, they cannot process large sized data (in terms of bits).
- MIPS has a fixed-length, regularly encoded instruction set and uses a load/store data model.
- MIPS uses memory efficiently and parallelly uses all the stages.
- MIPS microprocessor are used in variety of applications like game consoles, office automation, internet modems and set-top boxes.
- MIPS is used by companies like NEC, Cisco, Silicon Graphics, Sony and Nintendo.


Specifications



Block Diagram




Addition Instruction



Clock Speed : 500 ns Addition Output : 8.5 μs


Multiplication Instruction and Branch Prediction




Clock Speed: 5 ns


Multiplication Results: 382.5 ns (ADD + SUB + JUMP (This all instructions has their own processing time))

Booth Multiplier (Separate Module Results & ALU Results)





Booth Multiplier (MIPS Results)



Clock Speed: 500 ns

Multiplication Output: 9.5 μs

Clock Speed: 5 ns

Multiplication Output: 95 ns



Booth Multiplier



Normal Multiplication

Clock Speed: 5 ns Multiplication Output: 95 ns

ADD \$0 \$0 \$0

MVI \$1 #0 #8

MVI \$2 #0 #6

MVI \$3 #0 #0

MVI \$4 #0 #4

BTH \$3 \$2 \$1

OUT #0 \$2 #0

ST #0 \$4 \$3

HLT #0 #0 #0

Clock Speed: 5 ns Multiplication Results: 382.5 ns

ADD \$0 \$0 \$0

MVI \$1 #0 #8

MVI \$2 #0 #6

MVI \$3 #0 #0

MVI \$4 #0 #4

ADD \$3 \$3 \$1

SBI \$2 \$2 #1

JNZ #0 #05

OUT #0 \$2 #0

ST #0 \$4 \$3

HLT #0 #0 #0

Comparison







8 bits

16 bits

Von - Neumann

246

Semi - CISC

>

 \checkmark

16 bits

2 bits

← Data Width →

← Address Width →

← Architecture →

 \leftarrow Instructions \rightarrow

 $\leftarrow \mathsf{ISA} \Rightarrow$

 $\leftarrow \mathsf{Pipelining} \rightarrow$

 \leftarrow Accumulator \rightarrow

 \leftarrow No. of Registers \rightarrow

 $\leftarrow IR \rightarrow$

 \leftarrow Memory Control \rightarrow

16 bits

16 bits

Harvard

29

RISC

V

32


32 bits

1 bit



Multiply error

We got wrong answer while multiplying two numbers as we stalled excessively in the Jump Control Block



Booth algorithm took more cycles than expected in the development phase due to code error





WARNING!

Avoiding warnings while designing the architecture was another major challenge



Module Integration

We got wrong answer while multiplying two numbers as we stalled excessively in the Jump Control Block

Feedback of pipeline Processor

•••••

- Pipelining increased the speed up factor of processor, thus reducing the time of instruction execution.
- Cache memory, multi core processor and floating point values are some functionality that can be added to our processor to make it faster and more user friendly.
- Efficient use of all the components of the processor is possible through pipelining, while it is not possible in non pipelined processor.