2024 Digital IC Design Homework II

NAME	楊晴雯	- 18.141 1 C - 40.1811 110111	
Student ID	P76114511		
Functional Simulation Result			
FIFO Pass		LIFO Pass	CIPU Pass
Stage 1,2,3			
VSIM 11(0> run -al	Simulation Statement Simulation Statement Simulation Statement Statement Simulation Statement St	PIFO !!  PIFO !  PIFO !!  PIFO	:/ref/tb.sv(301)
Description of your design			
My directory	structure is		
ref			
Controllers fo	or each, in bag	gage check-in and pick-up.	enger check-in; 2 LIFOs and 2 and outputs a data; it uses

write\_enable, read\_enable signals to controlswhether to (1) do nothing (IDLE) (2) push into or (3) pop from the storage. To sum up, the Fifo and Lifo here are simple synchronous-reset data structures and do not involve control-decision logic. The control signals are decided by the corresponding controller, which is also the most challenging part of hw2. All controllers strictly follow the 2 Comb. 1 Seq. Logics taught in the lecture.

1. **FifoController**: I have a module called "TypeCheck" to check the data types: if the data is a passenger, it sends signals of PUSH state, otherwise it IDLEs. When the final \$ is sent in, the process goes into DONE\_INPUT state and prepare for the passenger outputting, finally I have POP and DONE\_OUTPUT states.

Note that after the signals sent, the corresponding fifo takes another cycle to output or write in, therefore the valid\_fifo signal should be delayed 1 more cycle (I work around this by letting the previous state of the first POP to output data, and activate the valid\_fifo in the first POP state; not the best practice I guess).

## 2. LifoController:

## I use 8 states for this controller:

```
parameter[2:0] IDLE = 3'b000, PUSH = 3'b001, POP = 3'b010;
parameter[2:0] POP_ZERO = 3'b011, DONE_THING_INPUT = 3'b100, DONE_THING_OUTPUT = 3'b101, DONE_LIFO = 3'b110, POP_FIRST = 3'b111;
parameter [DATA_WIDTH-1:0] ENDSIGN = 8'h34;
parameter [DATA_WIDTH-1:0] SEPSIGN = 8'h3b;

// DONE_THING_INPUT: all_luggages of the passenger go in and the number of luggages in thing_num are prepared to be popped

// DONE_THING_OUTPUT: all_luggages of the passenger are checked and the correct number of luggages are popped

// DONE_THING_SUPPUT: all_luggages are checked and taken away.

// POP_FIRST: the first-luggage of the passenger is popped; this is used for valid_lifo signal

// POP_ZERO: no luggage is popped; this is used for output_zero signal
```

This controller outputs done\_thing, output\_zero, wr\_enable, rd\_enable, valid\_lifo, done\_lifo signals. Since the thing\_num (luggage to be popped) check is done here, whether to output a zero is also decided here by output\_zero. I copy the thing\_num into an internal variable pop\_num for counting down; and note that it should be decremented "by clock posedge", therefore pop\_num's decrement procedure should be put into the state-transition (sequential logic) always block instead of the other two.

3. **Fifo2Controller**: this controller is quite like the FifoController, except that its ready signal is not given in testbench; I use the done\_lifo signal to replace. Furthermore, to simulate a FIFO behavior at this stage, we actually need another LIFO to reverse the first LIFO's storage. Ideally, these two LIFOs could share the same memory space; but due to wire connection I simply use 2 LIFOs.