

2024 Digital IC Design Homework 5

NAME	楊晴雯		
Student ID	P76114511		
Score = area*timing (ps)			
Cycle time (ns)	18		
Simulation Result			
Functional simulation	Completed	Gate-level simulation	Completed
<pre>VSIM 35> run -all # # ----- # -- Simulation Start -- # ----- # Correct: 100 # ##### / _ / ##### / O,O ### Pass! ### / _ / ##### / A A A \ ##### [A A A A W ##### \m_m_m_ _ # # ** Note: \$finish : /home/nanaeilish/courseworks/IC-Design # Time: 2098 ns Iteration: 0 Instance: /tb #</pre>		<pre>VSIM 33> run -all # # ----- # -- Simulation Start -- # ----- # Correct: 100 # ##### / _ / ##### / O,O ### Pass! ### / _ / ##### / A A A \ ##### [A A A A W ##### \m_m_m_ _ # # ** Note: \$finish : /home/nanaeilish/courseworks/IC-De # Time: 2098 ns Iteration: 0 Instance: /tb #</pre>	
Description of your design			
<p>A data goes into 10 rounds, in which the first 9 rounds are identical. Therefore, I design round modules called (1) AESRound (2) AESLastRound, each accepts r_c, P_i, K_i, P_o, K_o as inputs.</p> <p>r_c: round count (i)</p> <p>P_i: the input text (halfway-encoded text or plaintext) for this round</p> <p>K_i: the input (sub) key for this round</p> <p>P_o: the output text; the input text for next round</p> <p>K_o: the output (sub) key for the next round</p> <p>All of the steps within a round are implemented as combinational logics or functions within logics. The round modules encompass the steps as its submodules. The round modules are implemented as combinational logics as well.</p> <p>AES.v is the main (top) module of the design; it is the only module that accepts a clock signal (sequential), and the pipelining required for this assignment is done here using a 127*11 register for input and encoded texts (reg [127:0] P_mem[0:NUM_ROUNDS]) and another 127*11 register for initial key and subkeys (reg [127:0] key_mem[0:NUM_ROUNDS]). We pipeline after every round, meaning that a round is done within a cycle. That is, the datapath of a normal round containing subbytes, shift rows, mix columns and key expansion is</p>			

the critical path of this design.

```
1 //
2 // Designer: P76114511-Ching-Wen-Yang
3 //
4 //`include "helpers.v"
5 //`include "round.v"
6 //`include "aes_sbox.v"
7 module AES(
8     input wire clk,
9     input wire rst,
10    input wire [127:0] P,
11    input wire [127:0] K,
12    output reg [127:0] C,
13    output reg valid
14);
15    localparam NUM_ROUNDS = 10;
16
17    // write your design here //
18    reg [127:0] key_mem [0:NUM_ROUNDS];
19    reg [127:0] P_mem [0:NUM_ROUNDS];
20    wire [127:0] key_result [0:NUM_ROUNDS];
21    wire [127:0] P_result [0:NUM_ROUNDS];
22
23    AESRound r1(.rc(4'b0000), .Pi(P_mem[0]), .Ki(key_mem[0]), .Po(P_result[0]), .Ko(key_result[0]));
24    AESRound r2(.rc(4'b0001), .Pi(P_mem[1]), .Ki(key_mem[1]), .Po(P_result[1]), .Ko(key_result[1]));
25    AESRound r3(.rc(4'b0010), .Pi(P_mem[2]), .Ki(key_mem[2]), .Po(P_result[2]), .Ko(key_result[2]));
26    AESRound r4(.rc(4'b0011), .Pi(P_mem[3]), .Ki(key_mem[3]), .Po(P_result[3]), .Ko(key_result[3]));
27    AESRound r5(.rc(4'b0100), .Pi(P_mem[4]), .Ki(key_mem[4]), .Po(P_result[4]), .Ko(key_result[4]));
28    AESRound r6(.rc(4'b0101), .Pi(P_mem[5]), .Ki(key_mem[5]), .Po(P_result[5]), .Ko(key_result[5]));
29    AESRound r7(.rc(4'b0110), .Pi(P_mem[6]), .Ki(key_mem[6]), .Po(P_result[6]), .Ko(key_result[6]));
30    AESRound r8(.rc(4'b0111), .Pi(P_mem[7]), .Ki(key_mem[7]), .Po(P_result[7]), .Ko(key_result[7]));
31    AESRound r9(.rc(4'b1000), .Pi(P_mem[8]), .Ki(key_mem[8]), .Po(P_result[8]), .Ko(key_result[8]));
32    AESLastRound r10(.rc(4'b1001), .Pi(P_mem[9]), .Ki(key_mem[9]), .Po(P_result[9]), .Ko(key_result[9]));
33
34    integer i;
35    reg [6:0] r_count;
36
37    always@(posedge clk or posedge rst) begin
38        if (rst) begin
39            // clean key_mem, P_mem
40            for (i = 0; i <= NUM_ROUNDS; i = i + 1) begin
41                key_mem[i] <= 128'h0;
42                P_mem[i] <= 128'h0;
43            end
44            r_count <= 0;
45            valid <= 0;
46        end
47        else begin
48            r_count <= r_count + 1; // the global round count
49            key_mem[0] <= K;
50            P_mem[0] <= P ^ K;
51            // round 1 ~ 9
52            for (i = 1; i <= NUM_ROUNDS; i = i + 1) begin
53                key_mem[i] <= key_result[i - 1];
54                // add round key
55                P_mem[i] <= P_result[i - 1] ^ key_result[i - 1];
56            end
57            C <= P_mem[NUM_ROUNDS];
58            valid <= 1 & (r_count > NUM_ROUNDS+1);
59        end
60    end
61 endmodule
```

References: [SudarshanHV/AESVerilog \(github.com\)](https://github.com/SudarshanHV/AESVerilog)

Flow Status	Successful - Thu Jun 20 15:16:03 2024
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	AES
Top-level Entity Name	AES
Family	Cyclone IV E
Device	EP4CE75F29C8
Timing Models	Final
Total logic elements	45,618 / 75,408 (60 %)
Total registers	2824
Total pins	387 / 427 (91 %)
Total virtual pins	0
Total memory bits	0 / 2,810,880 (0 %)
Embedded Multiplier 9-bit elements	0 / 400 (0 %)
Total PLLs	0 / 4 (0 %)

The scoring standard: (The smaller, the better)

Scoring =

*Area cost * Timing cost*

Area cost =

*Total logic elements + total memory bits + 9*embedded multiplier 9-bit elements*

Timing cost =

Simulation time

Flow Summary

<<Filter>>

Flow Status	Successful - Mon May 20 14:38:37 2024
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	AES
Top-level Entity Name	AES
Family	Cyclone IV E
Device	EP4CE75F29C8
Timing Models	Final
Total logic elements	45,971
Total registers	2954
Total pins	387
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0

```
# Correct:      100
#
#####          /|_/_|
#####          / 0,0 |
###          Pass!      ###
#####          /_____|
#####          / ^ ^ ^ \ |
#               | ^ ^ ^ ^ |w|
#               \m__m__|_|
#
# ** Note: $finish      : C:/Users/diclab/Desktop/DIC2024/HW5_/tb.v(99)
# Time: 991250 ps      Iteration: 0   Instance: /tb
```

TA's