



DIGITAL DESIGN

ASSIGNMENTREPORT

ASSIGNMENT ID : II

Student Name: 郑鑫颖

Student ID: 11912039

PART 1: DIGITAL DESIGN THEORY

Provide your answers here:

Part I:

1. a: $E = F_1 + F_2$ is true when F_1

1. a: assume that $F_1 = m_{i1} + m_{i2} + m_{i3}$, m_i denote the minterm of F_1
 $F_2 = m_{j1} + m_{j2} + m_{j3}$, m_j denote the minterm of F_2

$$a: E = F_1 + F_2 = (m_{i1} + m_{i2} + m_{i3}) + (m_{j1} + m_{j2} + m_{j3})$$

$$b: G = F_1 \cdot F_2 = (m_{i1} + m_{i2} + m_{i3})(m_{j1} + m_{j2} + m_{j3})$$

$$= \sum m_{ix} m_{jy}$$

$$\text{if } m_{ix} = m_{jy} \text{ then } m_{ix} m_{jy} = m_{ix}$$

$$\text{if } m_{ix} \neq m_{jy} \text{ then } m_{ix} m_{jy} = 0$$

$$\text{So } G = F_1 \cdot F_2 = \sum m_{ix}, \text{ when } m_{ix} \text{ is the common minterm of } F_1, F_2$$

$$2. a: F(x, y, z) = \sum(1, 3, 7) = \pi(0, 2, 4, 5, 6)$$

$$F(A, B, C, D) = \pi(1, 3, 5, 8, 11, 13, 15) = \sum(0, 2, 4, 6, 7, 9, 10, 12, 14)$$

$$3. a: (b' + d)(a' + b' + c)(a + c)$$

$$= (a + b' + c + d)(a' + b' + c + d)(a + b' + c' + d)(a' + b' + c' + d)$$

$$(a' + b' + c + d)(a' + b' + c + d')(a + b + c + d)(a + b' + c + d)$$

$$(a + b + c + d')(a + b' + c + d')$$

$$= (a + b' + c + d)(a' + b' + c + d)(a + b' + c' + d)(a' + b' + c' + d)$$

$$(a' + b' + c + d')(a + b + c + d)(a + b + c + d')(a + b' + c + d')$$

$$= \pi(4, 12, 6, 14, 13, 0, 1, 5)$$

$$= \pi(0, 1, 4, 5, 6, 12, 13, 14) = \sum(2, 3, 7, 8, 9, 10, 11, 15)$$

$$= a'b'cd' + a'b'cd + a'bcd + ab'cd' + ab'cd + ab'cd' + ab'cd$$

$$+ a'b'cd' + abcd = \underline{cd + ab' + b'cd'} = cd + ab' + b'c$$

b.

a	b	c	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$F = ab + a'c' + bc$$

$$= \pi(M_1, M_4, M_5)$$

$$= (a + b + c')(a' + b + c)(a' + b + c')$$

$$= (a + b + c')(a' + b)$$

4. $y'z' + yz' + xz = x'z'$

(a)

	yz	00	01	11	10
x	0	1	1	1	1
	1	1	1	1	1

from the karnaugh Map

We know that

$$y'z' + yz' + xz = z' + x' \neq x'z'$$

So the Boolean equation is False.

(b) $x'y' + x'z' + yz = x'y + x'z$

	yz	00	01	11	10
x	0	1	1	1	1
	1	1	1	1	1

From the karnaugh Map

We know that

$$x'y' + x'z' + yz = x' + yz$$

$$= (x' + y)(x' + z) \neq x'y + x'z$$

So the Boolean equation is False.

5. $2. F(A, B, C, D) = \sum(0, 2, 5, 7, 8, 10, 13, 15)$

	CD	00	01	11	10
AB	00	1		3	1
	01	4	5	7	6
	11	12	13	15	14
	10	8	9	11	10

$$= BD + B'D'$$

	wz	00	01	11	10
x	00		1	1	
	01	1	1	1	1
	11				
	10		1	1	

b. $F(x, y, z, w) = F(w, x, y, z) = \sum(1, 3, 4, 5, 6, 7, 9, 11, 13, 15)$

$$= \underline{\underline{z + w'x}}$$

c. $A'BCD + ABC + CD + B'D = \underline{\underline{CD + B'D + ABC}}$

	CD	00	01	11	10
AB	00		1	1	
	01			1	
	11			1	1
	10			1	

d. $A'B'C'D' + BC'D + A'C'D + A'BCD + ACD$


	$C'D'$	$C'D$	CD	CD'
AB'	1	1		
AB				1
AB		1	1	
AB'			1	

$$= \underline{\underline{BD + A'B'C' + ACD}}$$


0	1	0	0
1	1	1	0
1	1	1	0
0	1	0	1
0	1	0	1
1	0	0	1
1	0	0	1



6. (a) $F(A, B, C, D) = AD + BC'D + ABC + A'BC'D$
 $= (A+B)(C+D)(A+C')(B+D)$



(b) $F(A, B, C, D) = (A'+C')(C'+D')$



7. 2: $F(x, y, z) = \sum(0, 1, 4, 5, 6)$ $d(x, y, z) = \sum(2, 3, 7)$

x	00	01	11	10
0	1	1	x	x
1	1	1	x	1

$\therefore F(x, y, z) = 1$ (with don't care condition)
 $= \sum(0, 1, 2, 3, 4, 5, 6, 7)$

b: $F(A, B, C, D) = \sum(5, 6, 7, 12, 14)$ with $d(A, B, C, D) = \sum(3, 9, 11)$

AB \ CD	00	01	11	10
00	0	1	X ³	2
01	4	5	7	6
11	12	13	15	14
10	8	X ⁹	X ¹¹	10

$F(A, B, C, D) = A'BD + A'BC + BCD' + ABD'$
 $= \sum(5, 6, 7, 12, 14)$




$$8. F = AB'CD' + A'B'CD' + AB'C'D + A'BC'D$$

$$= (AB' + A'B)CD' + (AB' + A'B)C'D$$

$$= (A \oplus B)CD' + (A \oplus B)C'D$$

$$= (A \oplus B)(CD' + C'D) = (A \oplus B)(C \oplus D)$$



PART 2: DIGITAL DESIGN LAB (TASK1) (已完成检查)

DESIGN

Describe the design of your system by providing the following information:

- Verilog design (provide the Verilog code)
- Truth-table

SIMULATION

Describe how you build the test bench and do the simulation.

- Using Verilog (provide the Verilog code)
- Wave form of simulation result (provide screen shots)
- The description on whether the simulation result is same as the truth-table, is the function of the design meet the expectation.

CONSTRAINT FILE AND THE TESTING

Describe how you test your design on the Minisys Practice platform.

- *Constraint file (provide the screen shots on the feature of a pin and the binding info between pins and the input /output ports)*
- *The testing result (provide the screen shots (at least 3 testing scene) to show state of inputs and outputs along with the related descriptions.*

THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

- *Problems and solutions*

PART 2: DIGITAL DESIGN LAB (TASK2)

DESIGN

Describe the design of your system by providing the following information:

- *Verilog design while using data flow (provide the Verilog code)*
- *Verilog design while using structured design (provide the Verilog code)*
- *Block design (provide screen shots)*
- *Truth-table*

SIMULATION

Describe how you build the test bench and do the simulation.

- *Using Verilog (provide the Verilog code)*
- *Wave form of simulation result (provide screen shots)*
- *The description on whether the simulation result is same as the truth-table, is the function of the design meet the expectation*

CONSTRAINT FILE AND THE TESTING

Describe how you test your design on the Minisys Practice platform.

- *Constraint file (provide the screen shots on the feature of a pin and the binding info between pins and the input /output ports)*
- *The testing result (provide the screen shots (at least 3 testing scene)) to show state of inputs and outputs along with the related descriptions.*

THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

- *Problems and solutions*