Computer Organization

Lab14 Practice on Uart port with CPU


2021 Spring term

wangw6@sustech.edu.cn

Topics

- CPU
 - What is a CPU (General purpose processor)
 - How to make CPU work on a new program
 - communicate with UART port to get coe file to rewrite PrgramRAM and DataRAM
 - Let's Do it
 - 2 tools and modification on CPU code

Update The Data In Instruction And Data Memory



"GenUBit_Minisys3.0", "UartAssist" and "MinisysAv2.0" could be found in the "Uart tools" of sakai site: https://sakai.sustech.edu.cn/portal/site/d50211ea-1586-4344-9d92-a6c42eb7f4e0/tool/b47e4c13-4220-4f61-b881-a211abee2a96?panel=Main

Changes on Single Cycle CPU

- 1. There should be two working modes on the CPU
 - normal mode & Uart communication mode
- 2. A new module which works as Uart interface
- 3. Changes on CPU top
 - New module, new ports, new internal connection and new logic
- 4. Changes on Data-meomroy and IFetch
 - Data-memroy, working mode: normal mode & uart communication mode
 - IFetch
 - Change IP core "prgrom" from ROM to RAM
 - Working mode: normal mode & uart communication mode
 - Separate "prgrom" from IFetch (optional)

Changes on CPU Top Module

```
module CPU_TOP(
input fpga_rst, //Active High
input fpga_clk,
input[23:0] switch2N4,
output[23:0] led2N4,


// UART Programmer Pinouts
// start Uart communicate at high level
input start_pg, //Active High
input rx, // receive data by UART
output tx // send data by UART
);
```

```
// UART Programmer Pinouts
wire upg_clk, upg_clk_o;
wire upg_wen_o; //Uart write out enable
wire upg_done_o; //Uart rx data have done
//data to which memory unit of program_rom/dmemory32
wire [14:0] upg_adr_o;
//data to program_rom or dmemory32
wire [31:0] upg_dat_o;
```

set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN **Y19**} [get_ports **rx**] set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN **V18**} [get_ports **tx**]


Add an IP core Which Processes Uart Data

- Add the IP core to IP catalog of vivado
- Add the IP core(uart_bmpg_0) from IP catalog into vivado project, then instance it
- NOTICE: Don't change the settings of this IP core
- The Communication between this IP core and Uart port:
 - receive data from Uart port and forward to data-memory and instruction-memory
 - send data back to uart port to info that all the data has been received.



Add a New Clock For The New IP core

- Reset the "cpuclk" IP core to make a new clock
 - Add a new clk_out (clk_out2) whose frequence is 10 Mhz for the IP core which is used for Uart communication(page 6)



omponent Name	cpuclk			
Clocking Options The phase is cald	Output Cloc		cycle cpu c	
		Output Freq (MHz)		
Outrut Cleate	Dord Name	Output Freq (Mi	Hz)	Phase (d
Output Clock	Port Name	Output Freq (Mi Required	Actual	Phase (d
Output Clock Clk_out1	Port Name		Actual 23.000	

Changes on Demeory32

```
module dmemory32 (
                   ram clk i.
                               // from CPU top
    input
                               // from controller
    input
                   ram wen i.
    input [13:0]
                   ram_adr_i,
                               // from alu_result of ALU
                   ram_dat_i,
                               // from read_data_2 of decoder
    input [31:0]
    output [31:0]
                               // the data read from ram
                   ram dat o.
    // UART Programmer Pinouts
    input
                   upg rst i, // UPG reset (Active High)
    input
                   upg_clk_i, // UPG ram_clk_i (10MHz)
                   upg_wen_i, // UPG write enable
    input
    input [13:0]
                 upg adr i. // UPG write address
                  upg_dat_i, // UPG write data
    input [31:0]
    input
              upg done i
                            // 1 if programming is finished
```


```
dmemory32_0

ram_clk_i
ram_wen_j
ram_dat_[[13:0]
ram_dat_i[31:0]
upg_clk_i
upg_wen_i
upg_adr_i[13:0]
upg_dat_[[31:0]
upg_done_i

dmemory32_v1_0
```


Changes on Demeory32 continued

- upg_wen_i (uart write enable on Dmemory32) :
 - determined by: upg_wen_o(from uart_bmpg) & upg_adr_o[14] (from uart_bmpg)
- upg_adr_i[13:0] (uart write address on Dmemory32):
 - connect with: upg_adr_o[13:0] (from uart_bmpg)



Changes on IFetch


- Separae IP core which stores the Instruction from IFeth(optional)
- Change prgrom from ROM to RAM(writabel while work on Uart communication mode, read only while work on normal mode)
- upg_wen_i (uart write enable on "programrom"), determined by: upg_wen_o(from uart_bmpg) & (!upg_adr_o[14]) (from uart_bmpg)
- upg_adr_i[13:0] (uart write address on "programrom"), connect with upg_adr_o[13:0] (from uart_bmpg)



1


Changes on IFetch continued

Make a new programrom(which is a RAM memory)



Basic Port A Options Other Options Summary	Basic Port A Options Other Options Summary	Basic Port A Options Other Options Summary
Interface Type Native Generate address interface with 32	Memory Size	Pipeline Stages within Mux 0
Memory Type Single Port RAM	Write Width 32 Range: 1 to 4608 (bits)	Memory Initialization
ECC Options	Read Width 32 Write Depth 16384 Range: 2 to 1048576	✓ Load Init File
ECC Type No ECC V	Read Depth 16384	Coe File/.minisys.srcs/sources_1/ip/prgrom/prgmip32.coe
Error Injection Pins Single Bit Error Injection	Operating Mode Write First v Enable Port Type Always Enabled v	G 500 See the Manual and the
Write Enable	Death Coding Code of Projectors	Fill Remaining Memory Locations
☐ Byte Write Enable	Port A Optional Output Registers Primitives Output Register Core Output Register	Remaining Memory Locations (Hex) 0
Byte Size (bits) 9	SoftECC Input Register REGCEA Pin	Structural/UniSim Simulation Model Options
Algorithm Options	Port A Output Reset Options	Defines the type of warnings and outputs are generated when a read-write or write-write collision occurs.
Defines the algorithm used to concatenate the block RAM primitives.	RSTA Pin (set/reset pin) Output Reset Value (Hex) 0	Collision Warnings All 😽
Refer datasheet for more information.	Reset Memory Latch Reset Priority CE (Latch or Register Enable)	
Algorithm Minimum Area ✓	Reset Memory Latch Reset Priority CE (Latch or Register Enable)	Behavioral Simulation Model Options
Primitive 8lx2	READ Address Change A	☐ Disable Collision Warnings ☐ Disable Out of Range Warnings

Changes on IFetch continued




```
module programrom (
    // Program ROM Pinouts
                      rom_clk_i, // ROM clock
    input
            [13:0] rom_adr_i, // From IFetch
    input
             [31:0]
                      Instruction o, // To IFetch
    output
    // UART Programmer Pinouts
                 upg_rst_i, // UPG reset (Active High)
    input
                 upg_clk_i, // UPG clock (10MHz)
    input
                 upg_wen_i, // UPG write enable
    input
    input[13:0] upg_adr_i, // UPG write address
    input[31:0]
                 upg_dat_i, // UPG write data
                 upg_done_i // 1 if program finished
    input
);
```

Tips: Generate the Data For Uart Port

- Step1: Using "MinisysAv2.0" to assemble the asm file and generate the coe files(prgmip32.coe and dmem32.coe)
- Step2: Using "GenUBit_Minisys3.0" to merge the coe files (prgmip32.coe and dmem32.coe) into one file "out.txt"
 - ► Tips on Step2:

put "prgmips32.coe" and "dmem32.coe" into the same directory with "UARTCoe_v3.0" and "GenUBit_Minisys3.0", or you will need to make some modification on GenUBit_Minisys3.0





"GenUBit_Minisys3.0", "UartAssist" and "MinisysAv2.0" could be found in the "Uart tools" of sakai site: https://sakai.sustech.edu.cn/portal/site/d50211ea-1586-4344-9d92-a6c42eb7f4e0/tool/b47e4c13-4220-4f61-b881-a211abee2a96?panel=Main

Tips: Using "UartAssist"

- Step1: Connect the Computer which runs "UartAssist" with Minisysboard on which your designed CPU has already been programed on its FPGA chip.
- Step2: Double click on "UartAssist" to open it
- Step3: Set the items in "串□设置" as the settings of screen snap on the right hand, then click on "打开"
 - NOTICE: "串□号" could be an serial port other than "COM4", which is up to your Computer. The port which you choose here and then click on "打开" hasn't report error is the right port.

UartAssist



"GenUBit_Minisys3.0", "UartAssist" and "MinisysAv2.0" could be found in the "Uart tools" of sakai site: https://sakai.sustech.edu.cn/portal/site/d50211ea-1586-4344-9d92-a6c42eb7f4e0/tool/b47e4c13-4220-4f61-b881-a211abee2a96?panel=Main

Tips: Using "UartAssist" continued

- Step4: Make sure the CPU on FPGA works on uart communication mode.
- Step5: Set the items in "发送区设置" as the screen snap on the right hand. Click on "启用文件数据源", find the data file which is to be transformed by uart port to FPGA chip.
- Step6: Wait until a notice info "Program done!" has appeared in the "串□数据接 収" window as bellow screen snap.

串口数据接收

0x00020000 bytes read. Program done!



