### CS202: COMPUTER ORGANIZATION

### Lecture 5

**Instruction Set Architecture(3)** 

### Today's Topic

- Recap:
  - More control instructions
  - Procedure call
- Today's topic:
  - MIPS addressing
  - Translating and starting a program
  - a C sort example
  - Other popular ISAs

### MIPS Addressing

- Addressing: how the instructions identify the operands of the instruction.
- MIPS Addressing mode:

```
Immediate addressing addi $s0, $s1, 5
```

- Register addressing add \$s0, \$s1, \$s2
- Base/Displacement addressing lw \$s0, 0(\$s1)
- PC-relative addressing
   bne \$s0, \$s1, EXIT
- Pseudo-direct addressing j EXIT

### **Immediate Addressing**

- For instructions including immediate
  - E.g. addi, subi, andi, ori

op	rs	rt	immediate
6 bits	5 bits	5 bits	16 bits

- Most constants are small
  - 16-bit immediate is sufficient
- For the occasional 32-bit constant

#### lui rt, constant

- Copies 16-bit constant to left 16 bits of rt
- Clears right 16 bits of rt to 0

0000 0000 0111 1101 0000 0000 0000 0000

ori \$s0, \$s0, 2304

0000 0000 0111 1101 0000 1001 0000 0000


## Register Addressing

- Using register as the operand
- E.g. add, addi, sub, subi, lw, ...

ор	rs	rt	immediate			
6 bits	5 bits	5 bits	16 bits			
ор	rs	rt	rd	shampt	funct	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

# Branch Addressing (PC-relative addressing)

- Branch instructions specify
  - Opcode, two registers, target address
- Most branch targets are near branch
  - Forward or backward



- PC-relative addressing
  - Target address = PC + address × 4
  - PC already incremented by 4 by this time

# Jump Addressing (Pseudo-direct addressing)


- Jump (j and jal) targets could be anywhere in text segment
  - Encode full address in instruction

ор	address
6 bits	26 bits

- (Pseudo)Direct jump addressing
  - Target address = PC31...28 : (address × 4)

### Target Addressing Example


- Loop code from earlier example
  - Assume Loop at location 80000



### Branching Far Away

- If branch target is too far to encode with 16-bit offset, assembler rewrites the code
- Example

# Addressing Mode Summary



## There is no "direct addressing"


We can only use lw/sw to visit the memory

ori/lui is immediate addressing

Ib is base/displacement addressing

Address	Code	Basic			N	Νu
0x00400000	0x24020004	addiu \$2,\$0,0x00000004	5:	li \$v0, 4	\$	
0x00400004	0x3c011001	lui \$1,0x00001001	6:	la \$a0, str	\$at	
0x00400008	0x34240000	ori \$4,\$1,0x00000000			\$v0	
0x0040000c	0x0000000c	syscal1	7:	syscall	\$v1	
0x00400010	0x80880000	1b \$8,0x00000000(\$4)	8:	lb \$t0, (\$a0)	<u> </u>	
0x00400014	0x2402000a	addiu \$2,\$0,0x0000000a	10:	li \$v0,10	\$a0	
0x00400018	0x0000000c	syscal1	11:	syscall	11	

## Starting a C Program



### Role of Assembler


- Convert pseudo-instructions into actual hardware instructions – pseudo-instrs make it easier to program in assembly – examples: "move", "blt", 32-bit immediate operands, etc.
- Convert assembly instrs into machine instrs a separate object file (x.o) is created for each C file (x.c) – compute the actual values for instruction labels – maintain info on external references and debugging information

#### Role of Linker


- Stitches different object files into a single executable
  - patch internal and external references
  - determine addresses of data and instruction labels
  - organize code and data modules in memory
- Some libraries (DLLs) are dynamically linked the executable points to dummy routines – these dummy routines call the dynamic linker-loader so they can update the executable to jump to the correct routine

### **Memory Layout**

- Text: program code
- Static data: global variables
  - e.g., static variables in C, constant arrays and strings
  - \$gp initialized to address allowing
     ± offsets into this segment
- Dynamic data: heap
  - E.g., malloc in C, new in Java
- Stack: automatic storage




### Local Data on the Stack



- Local data allocated by callee
  - e.g., C automatic variables
- Procedure frame (activation record)
  - Used by some compilers to manage stack storage

### **Starting Java Applications**



### Full Example – Sort in C (pg. 133)

```
void sort (int v[], int n)
{
    int i, j;
    for (i=0; i<n; i+=1) {
        for (j=i-1; j>=0 && v[j] > v[j+1]; j-=1) {
            swap (v,j);
        }
    }
}
```

```
void swap (int v[], int k)
{
   int temp;
   temp = v[k];
   v[k] = v[k+1];
   v[k+1] = temp;
}
```

- Allocate registers to program variables
- Produce code for the program body
- Preserve registers across procedure invocations

### The swap Procedure

 Register allocation: \$a0 and \$a1 for the two arguments, \$t0 for the temp variable – no need for saves and restores as we're not using \$s0-\$s7 and this is a leaf procedure (won't need to re-use \$a0 and \$a1)

```
swap: sll $t1, $a1, 2
add $t1, $a0, $t1
lw $t0, 0($t1)
lw $t2, 4($t1)
sw $t2, 0($t1)
sw $t0, 4($t1)
jr $ra
```

```
void swap (int v[], int k)
{
   int temp;
   temp = v[k];
   v[k] = v[k+1];
   v[k+1] = temp;
}
```

#### The sort Procedure

- Register allocation: arguments v and n use \$a0 and \$a1, i and j use \$s0 and \$s1; must save \$a0 and \$a1 before calling the leaf procedure
- The outer for loop looks like this: (note the use of pseudo-instrs)

```
move $s0, $zero # initialize the loop
loopbody1: bge $s0, $a1, exit1 # will eventually use slt and beq
... body of inner loop ...
addi $s0, $s0, 1
j loopbody1
```

exit1:

```
for (i=0; i<n; i+=1) {
  for (j=i-1; j>=0 && v[j] > v[j+1]; j-=1) {
     swap (v,j);
  }
}
```

#### The sort Procedure

The inner for loop looks like this:

```
$$1, $$0, -1 # initialize the loop
           addi
                  $$1, $zero, exit2 # will eventually use slt and beq
loopbody2: blt
                  $t1, $s1, 2
           sll
           add $t2, $a0, $t1
                  $t3, 0($t2)
           lw
                  $t4, 4($t2)
           lw
                  $t3, $t4, exit2
           bgt
           ... body of inner loop ...
                  $s1, $s1, -1
           addi
                   loopbody2
                                 for (i=0; i< n; i+=1) {
exit2:
```

```
for (j=i-1; j>=0 \&\& v[j] > v[j+1]; j==1) {
    swap (v,j);
                                       21
```

#### Saves and Restores


- Since we repeatedly call "swap" with \$a0 and \$a1, we begin "sort" by copying its arguments into \$s2 and \$s3 – must update the rest of the code in "sort" to use \$s2 and \$s3 instead of \$a0 and \$a1
- Must save \$ra at the start of "sort" because it will get over-written when we call "swap"
- Must also save \$s0-\$s3 so we don't overwrite something that belongs to the procedure that called "sort"


#### Saves and Restores


```
$sp, $sp, -20
sort:
      addi
            $ra, 16($sp)
      SW
             $s3, 12($sp)
      SW
                             9 lines of C code → 35 lines of assembly
            $s2, 8($sp)
      SW
            $s1, 4($sp)
      SW
             $s0, 0($sp)
      SW
            $s2, $a0
      move
            $s3, $a1
      move
             $a0, $s2
                          # the inner loop body starts here
      move
             $a1, $s1
      move
      jal
             swap
             $s0, 0($sp)
exit1: lw
             $sp, $sp, 20
     addi
                                                              23
              $ra
     jr
```

# Effect of Compiler Optimization


#### Compiled with gcc for Pentium 4 under Linux







# Effect of Language and Algorithm



#### **Lessons Learnt**

- Instruction count and CPI are not good performance indicators in isolation
- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted
  - Comparable to optimized C in some cases
- Nothing can fix a dumb algorithm!

# Other ISAs

- ARM
- x86

### **ARM Market share**


### Markets for ARM in 2012

	Devices Shipped (Million of Units)	2012 Devices	Chips/ Device	TAM 2012 Chips	2012 ARM	2012 Share
	Smart Phone	730	3-5	2,500	2,200	90%
	Feature Phone	460	2-3	1,200	1,100	95%
Mobile	Low End Voice	730	1-2	730	700	95%
Ž	Portable Media Players	130	1-3	250	220	90%
	Mobile Computing* (apps only)	400	1	400	160	40%
ne	Digital Camera	150	1-2	230	180	80%
Home	Digital TV & Set-top-box	420	1-2	640	290	45%
2000	Desktop PCs & Servers (apps)	200	1	200	-	0%
pris	Networking	1,200	1-2	1,300	420	35%
Enterprise	Printers	120	1	120	85	70%
En	Hard Disk & Solid State Drives	700	1	700	620	90%
B	Automotive	2,600	1	2,600	210	8%
dde	Smart Card	6,000	1	6,000	710	13%
Embedded	Microcontrollers	8,700	1	8,700	1,500	18%
En	Others **	2,000	1	2,000	300	15%
	Total	25,500	Donk	27,000	8,700	32%


Year	Market Share		
2007	17%		
2008	20%		
2009	22%		
2010	25%		
2011	29%		
2012	32%		

Source: Gartner, IDC, SIA, and ARM estimates

# **ARM Applications**



### **ARM CPU Series**



### **ARM & MIPS Similarities**

- ARM: the most popular embedded core
- Similar basic set of instructions to MIPS

	ARM	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Registers	15 × 32-bit	31 × 32-bit
Input/output	Memory	Memory
	mapped	mapped

#### ARM v8 Instructions

- In moving to 64-bit, ARM did a complete overhaul
- ARM v8 resembles MIPS
  - Changes from v7:
    - No conditional execution field
    - Immediate field is 12-bit constant
    - Dropped load/store multiple
    - PC is no longer a GPR
    - GPR set expanded to 32
    - Addressing modes work for all word sizes
    - Divide instruction
    - Branch if equal/branch if not equal instructions

#### The Intel x86 ISA

- Evolution with backward compatibility
  - 8080 (1974): 8-bit microprocessor
    - Accumulator, plus 3 index-register pairs
  - 8086 (1978): 16-bit extension to 8080
    - Complex instruction set (CISC)
  - 8087 (1980): floating-point coprocessor
    - Adds FP instructions and register stack
  - 80286 (1982): 24-bit addresses, MMU
    - Segmented memory mapping and protection
  - 80386 (1985): 32-bit extension (now IA-32)
    - Additional addressing modes and operations
    - Paged memory mapping as well as segments


#### The Intel x86 ISA

- Further evolution...
  - i486 (1989): pipelined, on-chip caches and FPU
    - Compatible competitors: AMD, Cyrix, ...
  - Pentium (1993): superscalar, 64-bit datapath
    - Later versions added MMX (Multi-Media eXtension) instructions
    - The infamous FDIV bug
  - Pentium Pro (1995), Pentium II (1997)
    - New microarchitecture (see Colwell, The Pentium Chronicles)
  - Pentium III (1999)
    - Added SSE (Streaming SIMD Extensions) and associated registers
  - Pentium 4 (2001)
    - New microarchitecture
    - Added SSE2 instructions

#### The Intel x86 ISA

- And further...
  - AMD64 (2003): extended architecture to 64 bits
  - EM64T Extended Memory 64 Technology (2004)
    - AMD64 adopted by Intel (with refinements)
    - Added SSE3 instructions
  - Intel Core (2006)
    - Added SSE4 instructions, virtual machine support
  - AMD64 (announced 2007): SSE5 instructions
    - Intel declined to follow, instead
  - Advanced Vector Extension (announced 2008)
    - Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
  - Technical elegance ≠ market success

# Basic x86 Registers



### **Concluding Remarks**

- Design principles
  - 1. Simplicity favors regularity
  - 2. Smaller is faster
  - 3. Make the common case fast
  - 4. Good design demands good compromises
- Layers of software/hardware
  - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
  - c.f. x86