CS202: COMPUTER ORGANIZATION

Chapter 3

Arithmetic for Computers


Arithmetic for Computers

- Operations on integers
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow
- Floating-point real numbers
 - Representation and operations

Integer Addition


Example: 7 + 6

2's complement



- Overflow if result out of range
 - Adding +ve and –ve operands, no overflow
 - Adding two +ve operands
- 进入判符号位印进位
- Overflow if result sign is 1
- **①符号位输出印进位**
- Adding two –ve operands
 - Overflow if result sign is 0

1-bit adder





$$Sum = (a \cdot \overline{b} \cdot \overline{CarryIn}) + (\overline{a} \cdot b \cdot \overline{CarryIn}) + (\overline{a} \cdot \overline{b} \cdot CarryIn) + (a \cdot b \cdot CarryIn)$$


$$CarryOut = (b \cdot CarryIn) + (a \cdot CarryIn) + (a \cdot b)$$


Inputs			Outputs		
а	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	(1)	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	(1)	0	$0 + 1 + 1 = 10_{two}$
1	0	0	9	1	$1 + 0 + 0 = 01_{two}$
1	0	1	(1)	0	$1 + 0 + 1 = 10_{two}$
1	1	0		0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	1 + 1 + 1 = 11 _{two}

1-bit Adder











1-bit adder – version 2

1-bit ALU

- ALU: arithmetic logical unit
- 1-bit ALU and 32-bit ALU
 - ◆ If op = 0, o = a & b (and)
 - ◆ If op = 1, o = a | b (or)
 - ◆ If op = 2, o = a + b (add)





Integer Subtraction

- Add negation of second operand
- Example: 7 6 = 7 + (-6)

```
+7: 0000 0000 ... 0000 0111
```

- +1: 0000 0000 ... 0000 0001
- Overflow if result out of range
 - Subtracting two +ve or two –ve operands, no overflow
 - Subtracting +ve (from)—ve operand
 - Overflow if result sign is 0
 - Subtracting –ve from +ve operand
 - Overflow if result sign is 1

Dealing with Overflow


- Some languages (e.g., C) ignore overflow
 - Use MIPS addu, addiu, subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
 - Use MIPS add, addi, sub instructions
 - On overflow, invoke exception handler
 - Save PC in exception program counter (EPC) register
 - Jump to predefined handler address
 - mfc0 (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action
- Note: addiu: "u" means it doesn't generate overflow exception, but the immediate can be a signed number


Arithmetic for Multimedia

- Graphics and media processing operates on vectors of 8-bit and 16-bit data
 - Use 64-bit adder, with partitioned carry chain
 - Operate on 8×8 -bit, 4×16 -bit, or 2×32 -bit vectors
 - SIMD (single-instruction, multiple-data)
- Saturating operations 的対算
 - On overflow, result is largest representable value
 - Instead of 2s-complement modulo arithmetic
 - E.g., change the volume and brightness in audio or video


$$240 + 20 \rightarrow 260$$
 $|0000|00$


Start with long-multiplication approach







Start with long-multiplication approach







Start with long-multiplication approach







Start with long-multiplication approach







Start with long-multiplication approach






Start with long-multiplication approach






Multiplication Hardware




Optimized Multiplier save regester / bit-width.

Perform steps in parallel: add/shift




- ✓ The multiplier is initially stored in the right half of product register.
- ✓ check the 0th bit in Product register, if 1, add left half of product with multiplicand
- ✓ the sum keeps shifting right
- ✓ at every step, number of bits in product + multiplier = 64, hence, they share a single 64-bit register
- ✓ for signed multiplication, it also works

1




Faster Multiplier



- The previous algorithm requires a clock to ensure that the earlier addition has completed before shifting
- This algorithm can quickly set up most inputs – it then has to wait for the result of each add to propagate down – faster because no clock is involved
- high transistor cost


Faster Multiplier(生本经对值)


- Uses multiple pipelined adders
 - Cost/performance tradeoff



- Can be pipelined
 - Several multiplication performed in parallel

32-bit Faster Multiplier assume 有符号数






MIPS Multiplication

- Two 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits
- Instructions
 - ◆ mult rs, rt / multu rs, rt
 - 64-bit product in HI/LD
 - ◆ mfhi rd / mflo rd
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
 - mul rd, rs, rt
 - Least-significant 32 bits of product -> rd

Division




n-bit operands yield *n*-bit quotient and remainder


- Check for 0 divisor
- Long division approach
 - If divisor ≤ dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - Do the subtract, and if remainder goes <
 0, add divisor back
- Signed division
 - Divide using absolute values
 - Adjust sign of quotient and remainder as required


Divide Example


Divide 7_{dec} (0000 0111_{bin}) by 2_{dec} (0010_{bin})


Iter	Step	Quot	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	Rem = Rem – Div	0000	0010 0000	1110 0111
	Rem < 0 → +Div, shift 0 into Q	0000	0010 0000	0000 0111
	Shift Div right	0000	0001 0000	0000 0111
2	Same steps as 1	0000	0001 0000	1111 0111
		0000	0001 0000	0000 0111
		0000	0000 1000	0000 0111
3	Same steps as 1	0000	0000 0100	0000 0111
4	Rem = Rem – Div	0000	0000 0100	0000 0011
	Rem >= 0 → shift 1 into Q	0001	0000 0100	0000 0011
	Shift Div right	0001	0000 0010	0000 0011
(5)	Same steps as 4	0011	0000 0001	0000 0001
		~ I>	73	23



















Optimized Divider



- One cycle per partial-remainder subtraction
- Looks a lot like a multiplier!
 - Same hardware can be used for both



Signed Division

$$(+7) \div (-2) = (-3) \cdots (+1)$$

$$(-7) \div (-2) = (+3) \cdots (-1)$$

- The quotient is +, if the signs of divisor and dividend agrees, otherwise, quotient is –
- The sign of the remainder matches that of the dividend.

Faster Division

- Can't use parallel hardware as in multiplier
 - Subtraction is conditional on sign of remainder
- Faster dividers (e.g. SRT devision) generate multiple quotient bits per step
 - Still require multiple steps

MIPS Division

- Use HI/LO registers for result
 - HI: 32-bit remainder
 - LO: 32-bit quotient
- Instructions



- No overflow or divide-by-0 checking
 - Software must perform checks if required
- Use mfhi, mflo to access result

Homework

Chapter3: 3.9 3.10 3.11 3.13 3.16 3.18