


Operating System



① EFCFS: Give shortest arrival time as 1st priority

FCFS: Give shortest arrival time as 1st priority

Non-preemptive algo. →
process start & complete except step in middle

-X

Process	Arrival Time	Burst Time	Completion Time			Turnaround Time	Waiting Time
			CT	TAT	WT		
0	0	2	2	2	0	0	0
1	1	6	8	7	1	7	1
2	2	4	12	10	6	10	6

$$\boxed{\begin{array}{l} T\bar{A}\bar{T} = C\bar{T} - A\bar{T} \\ \cancel{WT} = \cancel{T\bar{A}\bar{T}} - B\bar{T} \end{array}}$$

FCFS + Convoy


p_0	p_1	p_2
4°		
$4^{\circ} 2$		
$+ f$		

$$(TWT)_{\text{avg.}} = \frac{0+1+6}{3} = 2.3 \text{ hrs.}$$

P	A T	B T (comp)
0	0	
1	1	
2		
1	1	
3		(At 0)
1		

$$TWT = \frac{0+3+4}{3} = 3$$

③ SJF: Get 1st priority of shortest Burst time but it also check the AT.

Gantt Chart: 

P	AT	BT
P ₁	1	7
P ₂	3	3
P ₃	6	2

$$AWT = \frac{4+0+2}{3} = \frac{6}{3} = 2$$

P	AT	BT	CT	TAT	WT
P ₁	1	7	8	7	0
P ₂	3	3	13	10	7
P ₃	6	2	10	4	2

④ SRTF:

Shortest Remaining Time first, 1st priority basis on shortest burst time if it is preemptive algo.

And also ready queue all the process for the all AT in running process i.e. Active all process using preemptive method. (wanted only next arrived time).

Gantt:

P	AT	BT
P ₁	1	7
P ₂	0	3
P ₃	2	9

$$AWT = \frac{4+0+11}{3} = \frac{15}{3}$$

P ₁	P ₂	P ₂	P ₁	P ₃
1	0	2	5	13
2	1	4	5	13
3	2	9	22	20

$$AWT = \frac{5}{3}$$

* BT = Executed Time = Process Time = Service Time

Starvation creates in SRTF & SJF, Wait for the BT & it is preemptive.

LRTF & LSF also.

P	AT	BT	CT	TAT	WT
P ₁	0	9	13	13	4
P ₂	1	4	5	5	0
P ₃	2	9	22	20	11

$$AWT = \frac{5}{3}$$

$$AWT = \frac{4+0+11}{3} = \frac{15}{3}$$

⑤ Round Robin: Process the all execute the all process in the given time quantum only.

It is based on the basis of shortest burst time.

WT	AT	CT	Process	Arrival Time	BT	Priority
38	9	19	P ₁	0	14	2
0	28	33	P ₂	5	28	⑥ highest
51	51	51	P ₃	12	2	3

Solve using preemptive priority scheduling alg. Gantt chart:

P	P ₂	P ₄	P ₁	P ₃	P ₅
3	41	43	P ₄	2	16
42	58	54	P ₅	9	15
43	58	54	P ₁	15	10

$$AWT = \frac{38+6+37+42}{5} = 29.0 R$$

P	AT	BT
P ₁	1	0
P ₂	2	5
P ₃	3	3

P ₁	P ₂
5	8

P ₁	P ₂	P ₃	P ₁	P ₂
5	8	11	12	19

P ₁	P ₂	P ₃	P ₁	P ₂
12	19	11	12	19

P	RT	BT	CT	TAT	WT
P ₁	0	12	12	12	0
P ₂	2	4	6	4	2
P ₃	5	6	12	7	7
P ₄	8	5	14	6	6

Gantt Chart

P ₁	P ₂	P ₃	P ₄	P ₁
0	3	7	8	10
12	6	12	14	13
12	12	14	17	20
12	12	14	17	20

Q.

using SRTF

SRTF

Priority

Remaining time factor

Avg TAT = $\frac{26+7+1+5}{4} = \frac{33}{4} = 8.25$ 8.25 min

P ₁	P ₂	P ₃	P ₄	P ₁
0	2	6	8	12
12	6	12	14	17
12	12	14	17	20
12	12	14	17	20

Gantt chart.

P ₁	P ₂	P ₃	P ₄	P ₁
0	2	6	8	12
12	3	6	9	17
12	6	9	12	20
12	12	14	17	20


AWT = $\frac{15+0+3+7}{4} = 7.25$ 7.25 ms

other

III FCFSS :

80, 1470, 913, 1747, 948, 1022, 1750, 130

Header pointer = 143, total cylinders = ?




R → L

P = 0 (taken default)


$$\text{Total} = 6125 \text{ cylinders}$$

$$= (143 - 80) + (1470 - 143) + (1747 - 1470) + (1022 - 1747) + (1750 - 1022) + (130 - 1750)$$



* Disk Scheduling : It based on the priority.

[2] SSTE: $R \rightarrow L$ & $P=0$ (taken default).




$$= (143 - 130) + (130 - 86) + (913 - 86) + (948 - 913) + (1022 - 948) + (1470 - 1022) + (1450 - 1470) + (1444 - 1450)$$

Total Cylinders = 1460 cylinders

Ans.


[3] SCAN: Previous = 125 & $H = 143$. $\therefore L \rightarrow R$



$$\Rightarrow (4999 - 143) + (4999 - 80)$$

\Rightarrow 975 cylinders

[4] -SCAN: $P = 125$, $H = 143$ $L \rightarrow R$




$$\Rightarrow (4999 - 143) + (4999 - 0) + (130 - 0)$$

\Rightarrow 9985 cylinders

[5] C-Look:


$H = 100$, $P = 0$ $\rightarrow R \rightarrow L$ $(0 - 199)$



$$\text{Total} = (100 - 18) + (184 - 18) + (184 - 150) \checkmark$$

\Rightarrow 282 cylinders

[6] Look: $P = 0 \Rightarrow R \rightarrow L$ $H = 100$



$$\text{Head movement} = (100 - 18) + (185 - 18) + (184 - 150)$$

\Rightarrow 382 cylinders

PAGING

SRP

Foll Main Memory

unsequential

- Paging is a non-contiguous memory allocation technique.
- Page Table is a table that maps a page no. to the frame no. containing that page.
- Multilevel paging is a paging scheme where there exists a hierarchy of page tables.
- Translation Look aside Buffer tries to reduce the effective access time.

- Page Table is a data structure that performs the mapping of page no. to the frame no.

$$\text{Effective Access Time} = \frac{\text{Access Time of TLB} + \text{Access Time of main Memory}}{\text{Hit Ratio}}$$

$$EAT = \frac{\text{Hit Ratio}}{\text{Miss Ratio}}$$

$$(\text{Access Time of TLB} + \text{Access Time of main Memory}) + \text{Miss Ratio of TLB}$$

$$\text{Size of Memory} = \boxed{2^n * \text{Size of one location}}$$

↓

$$(\text{Access Time of TLB} + (L+1) * \text{Access Time of main Memory})$$

$$\text{Size of Memory} = \boxed{2^n * \text{Size of one location}}$$

↓

$$(\text{No. of locations}) * \text{PT} = \text{Page Table}$$

↓

$$\text{No. of Entries in PT} = \frac{\text{Physical Mem}}{\text{Page size}}$$

- Physical Address Space = Size of main memory.
- Size of main memory = Total no. of frames * Page size
- Frame size = Page size
- If no. of frames in Main Memory = 2^x , then No. of bits in frame no. = X bits.

- If page size = 2^x Bytes, then No. of bits in page offset = X bits.

- If size of main memory = 2^x Bytes, then No. of bits in physical address = X bits

For Process

- Virtual address Space = Size of process
- No. of pages the process is divided = Process size / page size
- If process size = 2^x bytes, then No. of bits in virtual address space = X bits.

Sol: Calculate the size of the memory if its address consists of 22 bits & the memory is 2-byte addressable.


Number of location possible with 22 bits = 2^{22} locations ($= X$)
Size of one locatn = 2 bytes.

Sol: Size of memory = No. of locatn * size of 1 location,

$$= 2^{22} * 2 \text{ bytes}$$

$$= 2^{23} \text{ bytes} = 2^3 * 2^10 \text{ bytes}$$

$$= 8 \text{ MB}$$



Sol: Given data, $n = 32$ bits (logical address)
 Page size = 4 KB

Page table entry size = 4 bytes each.
 Size of page table = ?

Step 1 Page table size = No. of entries in page table * Page table entry size

Step 2 Number of Entries in Page Table -

No. of pages the process is divided = Process size/page size

Step 3

Process size = No. of bits in logical address $\frac{1}{2} \text{ B}$

Process size = $2^n B = 2^{32} B = 4\text{ GB}$

Note

No. of pages the process is divided = $4\text{ GB}/4\text{ KB}$

$$= 4 \times 2^{30} / 4 \times 2^10$$

$$= 2^{20} \text{ pages}$$

\therefore No. of entries in page table = 2^{20} entries

Hence, $\boxed{\text{page table size} = 2^{20} \times 4 \text{ bytes} = 4\text{ MB}}$

Ans.

In a virtual memory system, size of virtual memory address is 32-bits, size of physical address is 30-bits.

page size is 4 Kbytes & size of each page table entry is 32-bit. The main memory is byte addressable which one of the following is max. no. of bits that can be used for getting protection & other information in each page table entry?

- (a) 2
- (b) 10
- (c) 12
- (d) 14

Sol: Size of Main Memory

No. of bits in physical address = 30 bits, Thus

Size of main memory = $2^{30} B = 1\text{ GB}$.

No. of frame in Main Memory

No. of frame in main memory = $\frac{\text{Size of memory}}{\text{Page size}}$

$$= 1\text{ GB} / 4\text{ KB}$$

No. of frame in main memory = 2^{18}

No. of bits used for getting other info.

Max. No. of bits that can be used for getting paged ^{virtual address} = Page table entry size - No. of bits in frame + other information = $32 \text{ bits} - 18 \text{ bits}$

$$= 14 \text{ bits}$$

In a paging scheme, virtual main address space is 4 KB
if page table entry size is 8 bytes. What should
be optimal page size?

Sol:

Given,
Virtual address space = 4 KB = 2^{12}
Page table entry size = 8 bytes.

Optimal page size = $\sqrt{(2 \times \text{process size} + \text{Page table entry size})^{\frac{1}{2}}}$

$$= (2 \times 4 \text{ KB} \times 8 \text{ B})^{\frac{1}{2}} = (2^3 \times 2^3 \times 2^{10} \text{ B})^{\frac{1}{2}}$$

$$= 2^8 \text{ bytes}$$

Optimal page size = 256 bytes

Ans

Q

Consider a single level-paging scheme with a TLB.

Assume no page fault occurs. It takes 20ns to
search the TLB of 100ms to access the physical
memory. If TLB hit ratio 80%, the effective

memory access time is 140 ns .

calculating TLB Miss Ratio

$$\text{TLB Miss Ratio} = 1 - \text{TLB Hit Ratio}$$

$$\text{EAT} = \text{Hit Ratio}(\text{Access time of TLB} + \text{Access time of MM}) + \\ \text{Miss Ratio} * (\text{Access time of TLB} + \text{Access time of MM})$$

$$= 0.8 * \{ 20 + 100 \} + 0.2 * \{ 20 + (140) * 100 \}$$

$$= 0.8 * 120 + 0.2 * 1420$$

$$= 96 \text{ ns} + 440 \text{ ns}$$

$$\Rightarrow 140 \text{ ns} = \boxed{\text{EAT}}$$

Effective Main Access Time (EAT) = Hit * Main Access Time + Miss ($\frac{\text{Access Time}}{\text{Time}}$)

Avg. Instruction Exec. time = CPU Time + PWS + (1-P) * EAT

P : Page fault Rate

S : Service page fault

Given, No. of levels of page table = 1

TLB access time = 20ns


Main mem access time = 100 ns

TLB Hit Ratio = 80% = 0.8

Given data : Size of virtual main = 32-b, Page size = 4 KB
Total No. of page table entry = 128 // using 4-way set-associative
TLB Tag = ?
offset bits = Page size = 4 KB = $2^2 \times 2^{10} \text{ B} = 12$ bits.
Now, No. of bits used for indexing = $32 - 12 = 20$ bits.
No. of sets = $128 / 4 = 32$ (required 5 bits).
Total Tag bits = $20 - 5 = 15$ bits / set

Deadlock

- The execution of two or more processes is blocked because each process holds some resources & waits for another resource held by some other process.
- Process P_1 holds resource R_1 & waits for resource R_2 which is held by process P_2 .
- Process P_2 holds resource R_2 & waits for resource R_1 which is held by process P_1 .



Conditions for Deadlock

1. Mutual Exclusion -

- There must exist at least one resource in the system which can be used by only one process at a time. If
- If there exists no such resource, then deadlock will never occur.

→ Ex:-
Printer.

2. Hold & Wait -

There must exist a process which holds some resource & waits for another resource held by some other process.

3. No preemption -

Once the resource has been allocated to the process,

it can not be preempted.

→ It means resources can not be snatched forcefully from one process & given to the other process.

→ The process must release the resource voluntarily.

4.] Circular Wait-

All the processes must wait for the resources in a cyclic manner where the last process waits for the resources held by the first process.

Note: • All these 4 cond' must hold simultaneously for the occurrence of deadlock.
• If any these cond' fail, then the system can avoid deadlock的发生.

→ Mutual Exclusion: To violate this cond', all the system resources must be such that they can be used in a shareable mode

→ Hold & wait, process request the resources. Once it has acquired all the resources, only then it can start its execution.

→ No preemption → forcefully preemption. is never occurs.

→ Circular Wait, A natural no. of ∞ is assigned to every resource. Each process is allowed to request for the resources either in only increasing or only in decreasing order of the resources number.

In case increasing order is followed, if a process requires a lesser no. resources than it must release all the resources having larger number of vice versa.

However, this process may cause starvation but will never lead to deadlock. (less prioritized)

Deadlock Handling

- Deadlock Prevention (Violates & necessary conditions)
- Deadlock Avoidance (Banker's Algo.)
- Deadlock detection & Recovery
- Deadlock Ignorance.

Deadlock Handling

Q. A system contains three programs & each requires three tape units for its operation. The minimum no. of tape units which the system must have such that deadlock never arise is _____.

Sol:

Program = 3 & Tape unit = 3 each

$$\boxed{P(T-1) + 1 \leq n}$$

$$\boxed{n(m-1) + 1 \leq n}$$

Where, $n = \text{No. of processes / program}$

T) m = Resources requests made by process / Tape

$n = \text{No. of resources}$

$$3 \cdot (3-1) + 1 \leq n \quad \left(\text{Min. No. of resource required to avoid deadlock} = 7 \right)$$

$$7 \leq n$$

$$\Rightarrow \boxed{n \geq 7}$$

- Q. Consider a system having m resources of the same type. These resources are shared by 3 processes A, B & C which have peak demands of 3, 4 & 6 respectively. For what value of m, deadlock will not occur? (A) 13 (B) 14 (C) 7 (D) 10
- Total of Max needs $\geq (\text{No. of resources} + \text{No. of processes})^2$
- Sol:
- $$(3+4+6)^2 \geq m^2 \Rightarrow m > 10$$
. Hence, 'm' should be eleven or above.
- Q. So, only 13 qualify the criteria
- In a certain OS, deadlock prevention is attempted using the following scheme. Each process is assigned a unique timestamp & is initialized with the same timestamp if killed. Let ' P_h ' be the process holding a resource R, ' P_h ' be a process requesting for the same resource R & $T(P_h)$ & $T(P_R)$ be their timestamps respectively. The decision to wait or preempt one of the processes is based on the following algo.
- if $T(P_h) < T(P_R)$ then kill P_h
 - else wait.
- Which one of the following is TRUE?
- A) The scheme is deadlock-free, but not starvation-free
- B) The scheme is not deadlock-free, but starvation-free
- C) The scheme is neither deadlock-free nor starvation-free
- D) The scheme is both deadlock & starvation-free.

Q. A computer system has l - tape drives with n - processes computing for them. Each process needs 3 tape drives. The max. value of n for which the system is guaranteed to be deadlock free -

- ① 2 ② 3 ③ 4 ④ 1

Max resources required is 3.

$$\therefore (3-1)*n+1 \leq \Rightarrow n = \lfloor \frac{8}{2} \rfloor = 2$$

$$\Rightarrow [n=2] \text{ Ans.}$$

If there are 6 units of resources R in the system & each process requires 2 units of resources, then how many processes can be present at max. So that no deadlock will occur?

$$n \leq \lfloor \frac{R}{m-1} \rfloor + 1 \leq 11$$

Sol:

- $n =$ No. of processes = ?
 $m =$ No. of resources requested = 2
 $R =$ No. of resources = 6

$$n * (1) + 1 \geq 6 \Rightarrow [n=5] \text{ Ans.}$$

A system has 9 tape drives. The current allocation of max. requirement of tape drives for 3 processes are shown below:

Which of the best describes the current state of the system?

P	Current Allocation		Available	System?
	Max. Requirement	Need		
P ₁	3	1	4	Safe
P ₂	1	2	3	Safe
P ₃	3	5	2	Unsafe

* ① Available = Shares tape drives - Current Allocation
 $= 9 - (3+1+3) = 2$ (P₃ satisfied)

② Available = 3+2 = 5 (P₂ satisfied)

③ Available = 5+1 = 6 (P₁ satisfied)

So, Safe Sequence $\Rightarrow P_3 \rightarrow P_2 \rightarrow P_1$ (Not deadlock).

Hence, Answer is Safe, Not deadlocked.

Sum of Max Need \leq No. of processes + Total No. of Resources.



For the reference string, how many more page faults occur with FIFO, LRU & optimal page replacement policy?
No. of frames = 2.

Trick

- * FIFO - First in First out (left side) → Not stock loaded hence
- * LRU - Least Recently Used (Fan from left)
- * Optimal - Fan from right
- * Belady's Anomaly occurs only in FIFO but not always
 i.e. some times occurs.

* Belachy's anomaly is an abnormal condition which states that if page frames(\uparrow) is increased then page fault(\uparrow) is also increase.

<u>LNU:</u>	+	0	1	2	(0)	3	(0)	4	2	30
	+	+	+	2	?	2	2	4	4	4
	+	+	+	2	?	2	2	4	4	4
	+	+	+	2	?	2	2	4	4	4
	+	+	+	2	?	2	2	4	4	4

page faults
hit = 2

The given program
include main()

$$\text{No. of child process} = 2 - 1$$

Find the total child process?

Fork()

Total processes = 2^n = child processes + parent process

→ Fork system call use for creates a new process, which is called child process, which runs concurrently with process.

→ After a new child process created, both processes will execute the next instruction following the fork() system call.

→ A child process has the same PC (Program Counter), same CPU registers, same open files which are in the parent process.

→ It takes no parameters & returns an integer value like -

Consider 6 memory partitions of size 200 kB, 400 kB.

600 kB, 500 kB, 300 kB, & 250 kB. These partitions

needs to be allocated to 4 processes of sizes

357 kB, 210 kB, 468 kB & 491 kB in that order.

perform allocation using: —

① First Fit Algo.

② Best Fit Algo.

③ Worst Fit Algo.

Processes Allocated in First partition

Partition:			
P ₁	P ₂	P ₃	P ₄
357 kB	210 kB	468 kB	491 kB

M/M:	200 kB	400 kB	600 kB	500 kB	300 kB	250 kB
P ₁						
P ₂						
P ₃						

& P₄ is not allocated memory.


④ Best Fit Algo: Process allocated in the mean size partition first.

M/M:	P ₁	P ₄	P ₃	P ₂
200 kB	400 kB	600 kB	500 kB	300 kB
250 kB				

③ Worst fit Algo: Process Allocated in Largest Partition first


M/M:	P ₁	P ₂	P ₃	P ₄
200 kB	400 kB	600 kB	500 kB	300 kB
250 kB				

* P₃ & P₄ are not allocated M/M.



Logical pages order is :

1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5



Tricks

- ① In FCFS, if a process with a very large burst time comes before other processes, the other processes will have to wait for a long time but it is clear that other processes will definitely get their chance to execute, so it will not suffer from starvation.

② In Round Robin, there is a fixed time quantum every process will get their chance to be executed, so no starvation is here.

③ * In Priority based scheduling if higher priority process keep on coming then low priority process will suffer from starvation.

④ * In SJF, if process with short process time keep on coming continuously then process with higher burst time will do wait & suffer from starvation.

⑤ * In SJF, process with shortest burst time will execute first because of this process with high burst time may suffer from starvation.

⑥ Round Robin → preemption takes place when the time quantum expires.

⑦ First in First Out → No preempth, the process once started completes before the other process takes over.

⑧ Multi level Queue scheduling — Preemption takes place when a process of higher priority arrives.

⑨ Multi Level Queue Scheduling with Feedback — preemption take place when a process of higher priority arrives OR when the quantum of high priority queue expires & we need to move the process to low priority queue.

Scheduling Algo.	(CPU overhead) CPU mgmt	Throughput(\uparrow)	TAT (\downarrow) Submission of time to complete time	RT (Response time)
Priority FIFO	Low	Low	High	Low
SJF	Medium	High	Medium	Medium
Round-Robin	High	Low	High	High

* A process has 5 logical pages & access them in this order: 1,2, 3, 4, 1, 2, 3, 4, 5. Which stat. is/one correct?

⑩ The above referenced string suffers from Belady's anomaly when used with FIFO page replacement algo.

⑪ The above referenced string generates 9 page faults with 3 from 10 page faults with 4 frames, using FIFO page replacement algo.

⑫ In LRU, the N most recently used frames are replaced by N most recently used frame. So if a page fault occurs with same page also.

* Consider a parent process that has forked a child process in the program

After the child process is forked, suppose that the child process is

scheduled for the 1st time before

int a = 50;

int fd = open(...);

int ret = fork();

if (ret > 0) {

false (fd),

a = 60;

else if (ret == 0) {

printf("%d\n", a);

read (fd, something);

}

The attempt to read from the file descriptor (fd) succeeds in the child.

The attempt to read from the file descriptor (fd) fails in the child.

The fork system call returns 0 to child &

any integer > 0 to the parent.

The parent makes a = 60 if closed file descriptors.

The parent makes a = 50 which is printed after

the child process has a = 50, which is also copied

expected. As the file descriptor (fd) is also copied

we it over through the parent has closed it.

Important Quesⁿ of OS

Consider the following 2 process synchronization solutⁿ:

Process 0:

Process 1:

Strict Alteration → No progress.

for above point": check whether this is correct 2 process

synchronized soln No Poss'

Synchronized soln satisfied:

- ① Mutual Exclusion (✓) ② Round robin waiting (✓) ③ Strict Alternation (X)

No process

Hence, the strict alternation is not satisfied therefore this is not synchronized soln.

Synchronized soln.

Which of the following cannot be done without entering into to kernel mode?

- ① Switching b/w user level threads
- ② Read data
- ③ Write data to a disk drives

Q) Increases the amount of data allocated to process

Ans we need to over memory when we increase the amount of data allocated to a process that can only perform in kernel mode.

* In user level threads if one thread causes a page fault, the process blocks, which is not in true kernel level threads.

* Context switch time for kernel level threads is more than user level threads.

* There is a lack of coordination b/w the threads of operating system kernel.

* Kernel level invocation involve system calls therefore, it is considerably slow.

Synchronization constraint

Process X

while (true)

{ VarA = true;

while (VarB == true) // True

 { while (VarA == true) // True

 { CS */ Enter CS

 { CS */

 { VarA = false;

 { CS */

 { VarB = false;

 { CS */

 { VarA = true;

 { CS */

 { VarB = true;

 { CS */

 { VarA = false;

 { CS */

 { VarB = false;

 { CS */

 { VarA = true;

 { CS */

 { VarB = true;

 { CS */

 { VarA = false;

 { CS */

 { VarB = false;

 { CS */

 { VarA = true;

 { CS */

 { VarB = true;

 { CS */

 { VarA = false;

 { CS */

 { VarB = false;

 { CS */

 { VarA = true;

 { CS */

 { VarB = true;

 { CS */

 { VarA = false;

 { CS */

 { VarB = false;

 { CS */

The above code is already free from deadlock.

- * Direct → Write-back policy
- * R/o → Page Protection
- * Reference → Page replacement policy
- * Valid → Page initialization

* No. of pages = No. of page table entries = $\frac{\text{size of page}}{\text{size of entry}}$

- * DMA I/o → Disk
- * Cache → High speed RAM
- * Interrupt I/o → Printer
- * Control Register → ALU

- * Long Scheduling → Thread scheduling
- * Rate Monotonic Scheduling → Real-time scheduling
- * Fair Share Scheduling → Guaranteed Scheduling.

* Disk shedding → SCAN

- * Batch processing → FIFO (Guru)
- * Time sharing → Round Robin
- * Interrupt Processing → LIFO (Stack).
- * Thread → CPU
- * Virtual Address space → Memory
- * File System → Disk
- * Signal → Interrupt.

* Max Possible size = $\left[\left(\text{Address pointed by double indirection block} \right)^2 + \left(\text{Add. pointed by single add.} \right) + (\text{Address pointed by single direct address}) \right] *$

* [block size]

page fault in memory
order = $2^n - \text{page frame}$

Process	B.T	Pri
P1	10	3
P2	2	2
P3	5	1
P4	3	+

Process	B.T	Pri
P3	5	+
P2	4	17
P4	20	20

$$\text{Avg. completion time} = \frac{17+4+5+20}{4} = 12.50$$

FCS	P1	P2	P3	P4
0	10	12	17	20

FCS	P1	P2	P3	P4
0	10	12	17	20

$$\text{ACT} = \frac{20+2+10+7}{4} = 9.75$$

FCS	P1	P2	P3	P4
0	10	12	17	20

$$\text{ACT} = \frac{20+2+10+7}{4} = 9.75$$

* Suppose that the head of a moving-head disk with 102 tracks, numbered 0 to 101, is currently serving a request at track 80 of job just finished a request at track 62. The queue of requests is kept in FIFO order: 119, 58, 114, 28, 111, 88, 103, 20. What is the total no. of tracks traversed by head movements needed to satisfy these requests for the FCFS disk-scheduling algo?

$$\text{Sol: } (119-80) + (119-58) + (119-28) + (111-88) + (111-20) + (103-88) + (20-20) = 547 \text{ bytes}$$

* A computer whose processes have 1024 pages in their address spaces keeps 1K page tables in memory. The overhead memory for reading a word from the page table is 5 ms. To reduce this overhead, the computer has a TLR, which holds 32 (virtual page, physical page frame) pairs.

Q. Can do a lookup in 1sec. What hit rate is needed to reduce the mean overhead to 2ms?

Ans: The Effective Memory access time = Time for VA to PA translation + Actual page access

Here, the overhead means time from VA to PA translation.

$$\text{Mean overhead} = \cancel{t_{VA}} \cdot h \times (\text{TLB lookup time}) + \text{Miss TLB lookup time}$$

$$2 = t_{VA} + (1-h) \cdot 1.15$$

$$\Rightarrow [h = 0.80] \text{ abs.}$$

* Consider a system with 8-bit virtual & physical addresses, & 16 byte pages. A process in this system has 4 logical pages, which are mapped to 3 physical pages as follows:

Page Table	
Page	Frame
0	5
1	3
2	11
3	*

TLB	
Index	Frame
0	6
2	11

Which of the following is/are TRUE?

- (A) CPU access to virtual address & leads to a TLB hit
 (B) CPU access to virtual address & leads to a TLB miss
 (C) CPU access to virtual address & leads to a trap to OS
 (D) CPU access to virtual address & leads to a page fault.

MMU raises a page fault to the OS.

* Consider the following code in which item=0, A & B are shared variables. Pick the correct choice from the given options.

Process A

```
int A=15
while(1){
```

```
if (item==0) {
```

Process B

```
int B=1
while(1){
```

```
if (item==0) {
```

Since, the OF stage of I_2 is at b12, the ID stage of I_2 is also at b12 because for a given instruction to enter a particular stage the preceding instruction has to enter the next stage.

The expression for a machine which is having m-bit instructions that can contain Zero-address, one address, two-address instruction. Let the memory be having 2^b words, m_1, m_2, \dots, m_b denoting no. of zero, one, two instruction respectively.

L - address: multiple recipient
One address - multiple
info address info function.

If there is no operand forwarding in the pipeline, number of clock cycles needed to execute the above sequence

t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀	t ₁₁	t ₁₂	t ₁₃	t ₁₄	t ₁₅
II:	ID	DF	PO	PO	PO	W0	PO	PO	PO	W0	PO	W0	DF	PO
	IF	ID	DF	PO	PO	PO	W0	PO	PO	W0	PO	W0	DF	PO
		IF	ID	DF	PO	PO	PO	W0	PO	W0	PO	W0	DF	PO
			IF	ID	DF	PO	PO	PO	W0	PO	W0	PO	DF	PO
				IF	ID	DF	PO	PO	PO	W0	PO	W0	DF	PO
					IF	ID	DF	PO	PO	PO	W0	PO	DF	PO
						IF	ID	DF	PO	PO	PO	W0	DF	PO
							IF	ID	DF	PO	PO	PO	W0	DF

The P0 stage of I_1 starts from us.
 Now I_1 & I_2 there is dependency so the stage of I_2
 has wait till W0 stage of I_1 is over because there is no
 operand forwarding. Similarly there is dependency b/w I_2 & I_3
 the W1 stage of I_3 can start only after W0 stage of I_2 .
 So total no. of clock cycle is needed $\boxed{7}$

Read operations are 60%. that means write operations are 40%.

$$\text{Avg} = \frac{hit + (1-hit)t_2 + t_1}{2}$$

[if nothing is mentioned, we have to go with the default case i.e. the sequential access]

$$= 0.9 \times 20 + 0.1 \times (140 + 20)$$

= 3 hrs [It is the avg. time required for read operation]

In write through update both the main & cache are updated simultaneously if we consider the write operation is complete when data is written to both cache & main. Because of that we take the max. of these two, which is main access time as the time for write operation.

So, Avg. for write = 140ns.

$$\text{Avg} = 0.6 * 34 + 0.4 * 140$$

read time write

$$\boxed{\text{Avg} = 76.4 \text{ ns}}$$

* A 5-stage pipeline process for instruction fetch (IF), Instruction Decode (ID), Operate Field (OF), Perform Operation (PO)

for write operation (wo) stages. The IF, ID, OF, 4 wo stages take 1 clock cycle each for one instruction. The PO stage takes 1 clock cycle for ADD & SUB instructions, 3 clock cycles for MUL instruction & 4 clock cycles for DIV instruction respectively.

$$\boxed{\text{New CPI} = \frac{(1 + \text{stall frequency} * \text{stall cycle}) \text{clock cycle}}{\text{inst. count}}}$$

$$= (1 + 0.2 \times 3) = 1.6$$

$$= 0.6 = 1.6 \text{ Ans}$$

* A computer has a 256 Kbyte, 4-way set associative, write back data cache with block size of 64 bytes. The processor sends 32 bit addresses to cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 4 modified bits. The size of tag directory is $\frac{16}{4} \times \frac{10}{10} \times \frac{6}{6} = 30$

$$\text{Ans} : CS = 256 \text{ KB}, \text{ block size} = 64 \text{ B.}$$

$$\text{So, No. of blocks in the cache} = 256 \text{ KB} / 64 \text{ B} = 4 \text{ k.}$$

$$\text{It is a 4-way set associative cache. Each set has 4 blocks.}$$

$$\text{So, No. of sets in cache} = 4 \text{ k} / 4 = 1 \text{ k} = 2^{10}$$

$$\text{Tag} = 32 - 10 - 6 = 16$$

Now, given additional data, 2 valid bits & 1 modified bit.

$$\text{So, size of each tag entry} = 16 + 2 + 1 = 19 \text{ bits.}$$

Size of cache tag directory: tag entries * size of each tag entry

$$= 4 \text{ k} \times 19 \text{ bits.}$$

* Consider a system with cache access time 20ns & main memory access time 140ns. If 60% operations are read operations & hit ratio is 90%. What is the effective access time if write through update technique is used.

$$\text{Ans} : \text{Given data, Cache access time} = 20 \text{ ns}$$

$$\text{Main access time} = 140 \text{ ns}$$

$$\text{Hit ratio} = 90\% = 0.9$$

* Consider a microprogrammed control unit which supports 128 instructions, each of which an op. takes 10 micro-operations. The system supports 16 flag conditions & two groups of control signals which are a total 50 control signals. Group-1 has to generate one or none of 20 control signal & group-2 can have at most 20 from the remaining control signals. What are the no. of bits required to implement the flag conditions, control signal respectively in the control word?

$$\frac{f}{2^0} \quad \frac{\log(16)}{2^5} \quad \frac{\log(20)}{2^5} \quad \text{At most } 20$$

Ans:
→ Since there are 16 flags, we need $\log(16) = 4$ bits flag conditions.

$$\text{Total } 50 \text{ control signal} \xrightarrow{\text{one more}} 20 \rightarrow 2^5, \xrightarrow{\text{at most}} 20 \rightarrow 2^5$$

→ It has to generate one or more of the 20 signals of group-1
So, we can use vertical microprogramming for this and we

$$\log(20) = 5 \text{ bits for } G_1.$$


→ At most 20 of the G_2 can be active. So for them we need to use horizontal microprogramming here & we need 20 bits.

$$\rightarrow \text{So, In total for the control signal} = 5 + 20 = 25 \text{ bits.}$$

* Consider a pipeline system that overflows all kinds of instructions except branch instructions. Each branch instruction introduces 3 stall cycles. If there exists 20% branch instructions.

What will be new CPI

$$\frac{20}{100}(3) + \frac{80}{100}(1) = 0.6 + 0.8 = 1.4 \text{ CPI}$$



(Q) Expected Questions

Q1

Q2

Q3

MUL R1, $\oplus(R_2) \mid R_1 \leftarrow R_1 \cdot M[R_2]$
SUB R1, $\oplus(R_2) \mid R_2 \leftarrow R_2 - R_1$
INC (increment accumulator)

① Implied Mode
② Indirect addressing mode
③ Auto-increment addressing mode

Consider a disk with each sector of 512 bytes, 10000 tracks per surface, 50 sectors per track, five - double sided platters & avg. seek time

of 5ms. If T is the capacity of a track in bytes & S is the capacity of each surface in bytes, then ($T \times S$)

$$T = \text{Size of a track in bytes} = \frac{\text{No. of sectors per track} \times \text{size of each sector}}{50 \times 512} = 25 \text{ KB.}$$

$$S = \text{No. of tracks per surface} \times \text{No. of sectors per track} \times \text{size of each sector}$$

$$= 10000 \times 50 \times 512 \text{ bytes} = 25,000 \text{ Kbytes.}$$

* Choose correct stat / regarding RISC & CISC processors from the below:
• CISC are generally not highly pipelined.
• Use fast microprogrammed

* RISC programs are pipelined to achieve avg. clocks / instrucⁿ around 1

* Transfer data = Track storage capacity * No. of tracks/Rev.
 Rotation in sec = $\frac{60}{\text{Rotationspeed}}$

* Rotation in sec = "relocat" at sum time.

* DMA I/O → Disk $\begin{cases} \text{* cache} \rightarrow \text{High speed RAM} \\ \text{* Condition code Register} \rightarrow ALU \end{cases}$

* I/O redirection implies connectⁿ 2 programs through a pipe

* Formating of floppy disk refers to writing identification information on all track & sectors.

* Characteristics of RISC processor are

- (1) Relatively few instructions
- (2) More registers
- (3) Hardwired rather than micro-programmed control.

* The swap space in the disk used for saving process data.

* Block transfer & Polling interrupt, DMA transfer mode of interrupt handling mechanism will enable the highest I/O bandwidth.

* Signal processing system is a most likely candidate example of a pipe & filter architecture.

Direct Mapping

m-way Set Associative [Bo = BS]

$\xleftarrow{\text{M/M}} \quad \xrightarrow{\text{M/M}}$

Tag	Line offset	Block offset
-----	-------------	--------------

$$\text{Line offset } (Lo) = \frac{Cs}{Bc}$$

$$Ta = M/M - (Lo + Bo)$$

$$\boxed{\begin{array}{c} \text{Ta} = M/M - Bo \\ \text{Ta} = M/M - (Lo + Bo) \end{array}}$$

$\xleftarrow{\text{M/M}} \quad \xrightarrow{\text{M/M}}$

Tag	Set (SN)	Block offset
-----	----------	--------------

$$\boxed{\begin{array}{c} \text{Ta} = M/M - Bo \\ \text{Ta} = M/M - (Lo + Bo) \end{array}}$$

* Based & Relative addressing modes are suitable for program "relocat" at sum time.
 * k stage pipeline can process n tasks in Tk time
 $T_k = [(k + m - 1)\tau]$ where, $\tau = T_m + d$
 $T_m = \text{task delay}$.
 $d = \text{delay}$

* Relative addressing → Indexing of array elements w/ h game instruction
 $m = \text{process time}$

* Relative addressing can't be faster than absolute addressing must be calculated from relative add.

* Register numbering done in pipelined processor to handle certain kinds of hazards.

* Direct Addressing → Panning array as parameter
 * Indexed → Array implementation

* Base Reg. n → Writing relocatable code.

* Absolute addressing mode, the address of operand is inside the instruction
 * don't require use of signal devices
 * Horizontal Up \swarrow goes one bit for each control signal
 * trouble in larger sized microinstructions then vertical up.

* The data transfer b/w memory & I/O device using interrupt driven I/O is faster than programmed I/O. Because programmed I/O technique requires constant monitoring on peripheral by CPU.

* Conditional call on JUMP instructions only set flags.
 they do not affect any of the flag value.

* Avg latency (ρ) = $\frac{1}{2} * \text{Rotation time}$.

COA

* Avg. Access time (tag) = $n \cdot$ Secondary Memory access time

* In case of Hit Ratio, H

$$\text{tag} = H \cdot t_{a_1} + (1-H) t_{a_2}$$

where, $t_{a_1} = H/M$ Access time

* The block R of the MMU maps to the sets (K mod c) of the cache where, $c = \text{No. of sets}$.

* More than one word are put in one cache block to exploit the spatial locality of reference in a program.

* V.N. increase the degree of multiprogramming & context switching overhead.

* Avg. Access time of system ignoring the search time within the cache,

$$t_{avg} = t_1 h_1 + (1-h_1) t_2 + (1-h_2) t_m$$

Where, $t_1, t_2 \Rightarrow$ Access time of Level 1 cache, Level 2 cache
 $t_m \Rightarrow$ main memory access time

$h_1, h_2 \Rightarrow$ Hit rates of Level 1 & Level 2 caches.

* No. of bits needed for cache indexing = ~~Cache~~ Cache size / Block Size

* No. of block in a cache = Capacity / Block size [BS = ~~BS~~ BS]

* Tag Memory size = No. of sets * No. of lines in a set * No. of tag bits;

* Indirect addressing \rightarrow Pointers [int temp = *arr]

* Immediate Addressing \rightarrow Constants

* Auto increment addressing \rightarrow Loops [while (*arr)]