VLSI Testing and Verification

Scan Chain Insertion and ATPG Implementation Report

Prepared by: Nandakishor PB

Date: February -2 -2026

1. Introduction

This report documents the complete process of implementing Design for Testability (DFT) techniques on a digital counter design. The workflow includes setting up the development environment, performing scan chain insertion, generating test patterns using Automatic Test Pattern Generation (ATPG), and analyzing fault coverage.

1.1 Objectives

- Implement scan chain insertion in a counter design to enable efficient testing of sequential circuits
- Generate optimized test patterns using ATPG for comprehensive fault detection
- Achieve high fault coverage while minimizing the number of test vectors
- Understand the internal structure and content of generated output files

1.2 Tools Used

- **OSS CAD Suite:** Open-source Electronic Design Automation (EDA) toolchain
- **Fault Tool:** Advanced DFT tool for scan chain insertion and ATPG
- **Yosys:** Synthesis framework for resynthesizing modified designs

2. Environment Setup

2.1 Activating OSS CAD Suite Environment

The first step is to activate the OSS CAD Suite environment, which sets up all necessary paths and environment variables for the VLSI tools.

Command Executed:

```
source environment
```

What Happens:

- The command sources the environment script that configures shell variables
- Updates PATH to include directories containing tools like yosys, fault, iverilog, etc.
- The prompt changes to (OSS CAD Suite) indicating the environment is active
- All subsequent commands will use tools from the OSS CAD Suite installation

2.2 Navigating to Work Directory

After activating the environment, we navigate to the fault_environment directory containing our design files and standard cell libraries.

Commands:

```
cd .. cd fault_environment/ ls
```

Directory Contents:

- **counter_trial.v:** Original counter design (RTL)
- **counter.v:** Alternative counter implementation
- **oscu35_stdcells.lib:** Liberty format standard cell library (timing/power data)
- **osu035_stdcells.v:** Verilog behavioral models of standard cells
- **synth.ys:** Yosys synthesis script

synth.ys->
read_verilog counter.v read_liberty -lib osu035_stdcells.lib synth -top counter dfflibmap -liberty osu035_stdcells.lib proc; opt; flatten; opt techmap opt stat write_verilog counter_trial.v

synthesized report:

```
(OSS CAD Suite) nandakishor@nandakishor-HP-Laptop-15s-eq2xxx:~/vlsi_testing_verification/fault_environment$ yosys synth.ys

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60+70 (git sha1 8101c87fa, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `synth.ys' --

1. Executing Verilog-2005 frontend: counter.v
Parsing Verilog input from `counter.v' to AST representation.
verilog frontend filename counter.v
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

2. Executing Liberty frontend: osu035_stdcells.lib
Imported 39 cell types from liberty file.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \counter

3.1.2. Analyzing design hierarchy..
Top module:  \counter
```

```
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$counter.v:7$1 in module counter.
Removed a total of 0 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\counter.$proc$counter.v:7$1'.
     1/1: $0\Q[3:0]

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\counter.\Q' using process `\counter.$proc$counter.v:7$1'.
  created $dff cell `$procdff$6' with positive edge clock.

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\counter.$proc$counter.v:7$1'.
Removing empty process `counter.$proc$counter.v:7$1'.
Cleaned up 1 empty switch.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
Checking module counter...
Found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.6.6. Executing OPT_DFF pass (perform DFF optimizations).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.6.9. Finished fast OPT passes. (There is nothing left to do.)

3.7. Executing FSM pass (extract and optimize FSM).

3.7.1. Executing FSM_DETECT pass (finding FSMs in design).

3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$6 ($dff) from module counter (D = $add$counter.v:11$2_Y [3:0], Q = \Q, rval = 4'0000).

3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
```

```
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

3.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.8.9. Rerunning OPT passes. (Maybe there is more to do..)

3.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

3.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.8.13. Executing OPT_DFF pass (perform DFF optimizations).

3.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.8.16. Finished fast OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell counter.$add$counter.v:11$2 ($add).
Removed top 28 bits (of 32) from port Y of cell counter.$add$counter.v:11$2 ($add).
Removed top 28 bits (of 32) from wire counter.$add$counter.v:11$2_Y.

3.10. Executing PEEPOPT pass (run peephole optimizers).

3.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module counter:
  creating $macc model for $add$counter.v:11$2 ($add).
  creating $alu model for $macc $add$counter.v:11$2.
  creating $alu cell for $add$counter.v:11$2: $auto$alumacc.cc:512:replace_alu$9
  created 1 $alu and 0 $macc cells.

3.13. Executing SHARE pass (SAT-based resource sharing).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.14.6. Executing OPT_DFF pass (perform DFF optimizations).

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.14.9. Finished fast OPT passes. (There is nothing left to do.)

3.15. Executing MEMORY pass.

3.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.17.3. Executing OPT_DFF pass (perform DFF optimizations).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.17.5. Finished fast OPT passes.

3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
```

```
3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.19.6. Executing OPT_SHARE pass.

3.19.7. Executing OPT_DFF pass (perform DFF optimizations).

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.19.10. Finished fast OPT passes. (There is nothing left to do.)

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: /home/nandakishor/vlsi_testing_verification/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/nandakishor/vlsi_testing_verification/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/nandakishor/vlsi_testing_verification/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

3.20.2. Continuing TECHMAP pass.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~241 debug messages>

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
<suppressed ~33 debug messages>

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

3.21.3. Executing OPT_DFF pass (perform DFF optimizations).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Removed 5 unused cells and 47 unused wires.
<suppressed ~6 debug messages>

3.21.5. Finished fast OPT passes.

3.22. Executing ABC pass (technology mapping using ABC).

3.22.1. Extracting gate netlist of module `\counter' to `<abc-temp-dir>/input.blif'..

3.22.1.1. Executed ABC.
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 4 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Dec 31 2025 02:47:39)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library /tmp/yosys-abc-Fv3uhE/stdcells.genlib
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif
ABC:

3.22.1.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.
Removing global temp directory.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.23.3. Executing OPT_DFF pass (perform DFF optimizations).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
```

```
Finding unused cells or wires in module \counter..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `counter'. Setting top module to counter.

3.24.1. Analyzing design hierarchy..
Top module:  \counter

3.24.2. Analyzing design hierarchy..
Top module:  \counter
Removed 0 unused modules.

3.25. Printing statistics.

=== counter ===

        +----------Local Count, excluding submodules.
        |
        7 wires
       16 wire bits
        3 public wires
        6 public wire bits
        3 ports
        6 port bits
       10 cells
        1   $_ANDNOT_
        1   $_NAND_
        1   $_NOT_
        4   $_SDFF_PP0_
        1   $_XNOR_
        2   $_XOR_

3.26. Executing CHECK pass (checking for obvious problems).
Checking module counter...
Found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=704.00) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    \DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    unmapped dff cell: $_DFF_PN0_
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

4.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\counter':
  mapped 4 $_DFF_P_ cells to \DFFPOSX1 cells.

5. Executing PROC pass (convert processes to netlists).

5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

5.4. Executing PROC_INIT pass (extract init attributes).

5.5. Executing PROC_ARST pass (detect async resets in processes).

5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.9. Executing PROC_DFF pass (convert process syncs to FFs).

5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

6.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

6.9. Finished fast OPT passes. (There is nothing left to do.)

7. Executing FLATTEN pass (flatten design).
```

```
8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

8.9. Finished fast OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: /home/nandakishor/vlsi_testing_verification/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/nandakishor/vlsi_testing_verification/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/nandakishor/vlsi_testing_verification/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~77 debug messages>

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.

10.9. Finished fast OPT passes. (There is nothing left to do.)

11. Printing statistics.

=== counter ===

        +----------Local Count, excluding submodules.
        |
       11 wires
       20 wire bits
        3 public wires
        6 public wire bits
        3 ports
        6 port bits
       14 cells
        1   $_ANDNOT_
        4   $_MUX_
        1   $_NAND_
        1   $_NOT_
        1   $_XNOR_
        2   $_XOR_
        4   DFFPOSX1

12. Executing Verilog backend.

12.1. Executing BMUXMAP pass.

12.2. Executing DEMUXMAP pass.
Dumping module `\counter'.
```

3. Scan Chain Insertion Process

3.1 Successful Scan Chain Insertion

```
fault chain counter_trial.v \   --clock clk \   --reset rst \   --
liberty oscu35_stdcells.lib \   --sout sout \   -o counter_scan1.v
```

Command Breakdown:

- **fault chain:** Invokes the scan chain insertion subcommand
- **counter_trial.v:** Input Verilog file containing the original design
- **--clock clk:** Specifies the clock signal name for scan chain operation
- **--reset rst:** Specifies the reset signal for initializing scan cells
- **--liberty:** Points to the Liberty (.lib) file containing cell timing and area data
- **--sout sout:** Defines the scan chain output port name
- **-o counter_scan1.v:** Output file name for the scan-inserted design



```
(OSS CAD Suite) nandakishor@nandakishor-HP-Laptop-15s-eq2xxx:~/vlsi_testing_veri
fication/fault_environment$ fault chain counter_trial.v \
  --clock clk \
  --reset rst \
  --liberty osu035_stdcells.lib \
  --sout sout \
  -o counter_scan1.v
Processing file counter_trial.v…
Generating LALR tables
WARNING: 183 shift/reduce conflicts
Processing module counter…
Chaining internal flip-flops…
Internal scan chain successfully constructed. Length: 4
Boundary scan cells successfully chained. Length:  4
Generating LALR tables
WARNING: 183 shift/reduce conflicts
Total scan-chain length:  8
Resynthesizing with yosys…
Done.
```

What Happened During Processing:

1. **Parsing Phase:** The tool parses the input Verilog file and builds an Abstract Syntax Tree (AST). LALR parser warnings are normal for complex Verilog syntax.
2. **Module Analysis:** Identifies the counter module and extracts flip-flops, combinational logic, and port definitions.
3. **Internal Scan Chain:** Converts 4 internal D flip-flops to scan flip-flops and chains them together. Each scan cell can operate in normal mode or shift mode.
4. **Boundary Scan:** Adds 4 boundary scan cells at the module I/O ports for better controllability and observability.
5. **Total Chain Length:** Combined length is 8 cells (4 internal + 4 boundary), allowing 8-bit test patterns to be shifted through.
6. **Resynthesis:** Yosys re-optimizes the modified design to ensure correct functionality and timing.

Generated Files:

- **counter_scan1.v:** Main output file with scan chain inserted. Contains modified module with scan flip-flops, scan input/output ports (scan_in, scan_out, scan_enable), and all original functionality preserved.
- **counter_scan1.v+attrs:** Attribute file containing metadata about scan chain configuration, cell types used, and chain topology.
- **counter_scan1.v.chain-intermediate.v:** Intermediate file created during the chaining process, useful for debugging chain construction.



```
(OSS CAD Suite) nandakishor@nandakishor-HP-Laptop-15s-eq2xxx:~/vlsi_testing_veri
fication/fault_environment$ ls
counter_scan1.v                       counter.v            parsetab.py
counter_scan1.v+attrs                 osu035_stdcells.lib  synth.ys
counter_scan1.v.chain-intermediate.v  osu035_stdcells.v
counter_trial.v                       parser.out
```

4. Scan Chain Cut Operation

4.1 Purpose of Cutting the Scan Chain

The 'cut' operation prepares the scan-inserted design for ATPG by converting it into a form where sequential elements are treated as pseudo-primary inputs and outputs. This allows the ATPG tool to generate test patterns for combinational logic between scan elements more effectively.

4.2 Cut Command Execution

Command:

```
fault cut counter_scan1.v \   --clock clk \   -o counter_scan_cut.v
```

Command Parameters:

- **fault cut:** Subcommand that cuts the scan chain
- **counter_scan1.v:** Input file with scan chain inserted
- **--clock clk:** Clock signal used for timing analysis
- **-o counter_scan_cut.v:** Output file with cut scan chain

What the Cut Operation Does:

7. **Flattens Sequential Logic:** Converts flip-flops into separate input/output ports, effectively breaking the sequential feedback loops.
8. **Creates Pseudo-Ports:** Each flip-flop D input becomes a pseudo-primary output, and each Q output becomes a pseudo-primary input.
9. **Enables Combinational ATPG:** The resulting netlist is purely combinational from the ATPG perspective, simplifying test pattern generation.
10. **Preserves Topology:** The combinational logic structure remains unchanged, only the sequential element boundaries are modified.

Generated File:

- **counter_scan_cut.v:** Contains the design with scan chain 'cut'. All flip-flops are converted to input/output port pairs. Ready for ATPG processing.



```
(OSS CAD Suite) nandakishor@nandakishor-HP-Laptop-15s-eq2xxx:~/vlsi_testing_veri
fication/fault_environment$ fault cut counter_scan1.v \
  --clock clk \
  -o counter_scan_cut.v
Generating LALR tables
WARNING: 183 shift/reduce conflicts
```



```
(OSS CAD Suite) nandakishor@nandakishor-HP-Laptop-15s-eq2xxx:~/vlsi_testin
g_verification/fault_environment$ ls
counter_scan1.v  counter_scan1.v+attrs  counter_scan1.v.chain-intermediate
.v  counter_scan_cut.v  counter_trial.v  counter.v  osu035_stdcells.lib  o
su035_stdcells.v  parser.out  parsetab.py  synth.ys
```

5. Automatic Test Pattern Generation (ATPG)

5.1 Understanding ATPG

ATPG is the process of automatically generating test vectors that detect manufacturing defects in digital circuits. It uses fault models (typically stuck-at-0 and stuck-at-1) to systematically create patterns that activate faults and propagate their effects to observable outputs.

5.2 Successful ATPG Execution

Final Working Command:

```
fault atpg counter_scan_cut.v \   --cell-model osu035_stdcells.v \
--clock clk \   -o patterns.tv.json \   --output-coverage-metadata
coverage.yml
```

Command Parameters Explained:

- **fault atpg:** Invokes the Automatic Test Pattern Generation engine
- **counter_scan_cut.v:** Input netlist with cut scan chain (from previous step)
- **--cell-model osu035_stdcells.v:** Verilog file containing behavioral models of standard cells. Required for fault simulation to understand gate-level behavior.
- **--clock clk:** Clock signal for synchronous simulation
- **-o patterns.tv.json:** Output file for generated test vectors in JSON format
- **--output-coverage-metadata coverage.yml:** YAML file containing detailed fault coverage statistics

Detailed Analysis of ATPG Process:

Step 1: Fault Site Identification

- **125 fault sites detected**
- These represent all possible stuck-at-0 and stuck-at-1 faults in the design
- Found across 32 gates (AND, OR, NOT, NAND, NOR, XOR, etc.)
- And 24 input/output ports
- Each gate input/output can have both SA0 and SA1 faults

Step 2: Simulation and Coverage

- **Initial coverage: 0.0%** - Before any patterns are applied
- **Final coverage: 86.0%** - After pattern generation
- This means 86% of all possible faults can be detected by the generated patterns
- The remaining 14% are likely untestable faults due to circuit topology
- Processing completed in 1.59 seconds

Step 3: Essential Test Vector Analysis

- **0 essential test vectors found**
- Essential vectors are those that detect faults no other vector can detect
- Zero essential vectors means high redundancy - good for compaction

Step 4: Test Vector Compaction

- **Initial count: 100 test vectors**
- **Compacted count: 7test vectors**
- **Compaction ratio: 93.00%** - Reduced by 93 vectors!
- The compactor merged overlapping fault coverage
- Only 7 vectors are needed to maintain the same 86% coverage
- Significantly reduces test time and cost

Generated Files from ATPG:

- **patterns.tv.json:** Contains the final 5 compacted test vectors in JSON format. Each vector specifies input values for all primary inputs and scan chain cells.
- **patterns.raw_tv.json:** Contains the original 100 uncompacted test vectors. Useful for debugging or alternative compaction strategies.
- **coverage.yml:** YAML file with comprehensive fault coverage metadata including per-fault status (detected/undetected), coverage percentage by fault type, gate-level coverage breakdown, and test vector efficiency metrics.



```
(OSS CAD Suite) nandakishor@nandakishor-HP-Laptop-15s-eq2xxx:~/vlsi_testing_verificatio
n/fault_environment$ fault atpg counter_scan_cut.v   --cell-m
odel osu035_stdcells.v   --clock clk   -o patterns.tv.json   --output-coverage-metadata
 coverage.yml
Generating LALR tables
WARNING: 183 shift/reduce conflicts
Processing module counter…
Found 125 fault sites in 32 gates and 24 ports.
Performing simulations…
Initial coverage: 0.0%
Time elapsed: 1.59s.
Simulations concluded: Coverage 86.0%
Writing raw generated test vectors in Fault JSON format to patterns.tv.json…
Finding essential test vectors…
Found 0 essential test vectors.
Performing compaction…
Initial TV Count: 100. Compacted TV Count: 7.
Successfully compacted test vectors by a ratio of 93.00%.
Writing compacted generated test vectors in Fault JSON format to patterns.tv.json…
Writing YAML file of final coverage metadata to coverage.yml…
```



```
(OSS CAD Suite) nandakishor@nandakishor-HP-Laptop-15s-eq2xxx:~/vlsi_testing_vg_g_vggggg
g_verification/fault_environment$ ls
counter_scan1.v                      counter.v            parsetab.py
counter_scan1.v+attrs                coverage.yml         patterns.raw_tv.json
counter_scan1.v.chain-intermediate.v osu035_stdcells.lib  patterns.tv.json
counter_scan_cut.v                   osu035_stdcells.v    synth.ys
counter_trial.v                      parser.out
```

6. Generated File Structure and Content Analysis

6.1 Scan-Inserted Verilog File (counter_scan1.v)

File Structure:

- **Module Declaration:** Extended with scan chain control signals (scan_in, scan_out, scan_enable)
- **Scan Flip-Flops:** Original DFFs replaced with scan DFFs (SDFF cells)
- **Scan Chain Wiring:** Internal signals connecting scan_out of one cell to scan_in of next
- **Multiplexers:** 2:1 MUX in each scan cell selects between functional data and scan data
- **Preserved Logic:** All original combinational logic remains functionally identical

Key Contents:

```
OSS CAD Suite) nandakishor@nandakishor-HP-Laptop-15s-eq2xxx:~/vlsi_testing_verification/fault_environment$ cat counter_scan1.v
/*
    Automatically generated by Fault
    Do not modify.
    Generated on: 2026-02-02 23:12:03
*/
/* FAULT METADATA: '{"sout":"sout","shift":"shift","boundaryCount":4,"internalCount":4,"order":[{"ordinal":0,"kind":"dff","name":"_14_","width":1},
{"ordinal":0,"kind":"dff","name":"_15_","width":1},{"ordinal":0,"kind":"dff","name":"_16_","width":1},{"ordinal":0,"kind":"dff","name":"_17_","width":1},
{"ordinal":0,"kind":"output","name":"Q","width":4}],"sin":"sin"}' END FAULT METADATA */
/* Generated by Yosys 0.60+70 (git sha1 8101c87fa, clang++ 18.1.8 -fPIC -O3) */

module counter(clk, rst, Q, sin, shift, sout, tck, test);
  input clk;
  wire clk;
  input rst;
  wire rst;
  output [3:0] Q;
  wire [3:0] Q;
  input sin;
  wire sin;
  input shift;
  wire shift;
  output sout;
  wire sout;
  input tck;
  wire tck;
  input test;
  wire test;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire \Q_din[0] ;
  wire \Q_din[1] ;
  wire \Q_din[2] ;
  wire \Q_din[3] ;
  wire \__BoundaryScanRegister_output__0__.sout ;
  wire \__BoundaryScanRegister_output__1__.sout ;
  wire \__BoundaryScanRegister_output__2__.sout ;
  wire \__uuf__.__clk_source__ ;
  INVX1 _31_ (
    .A(rst),
    .Y(_00_)
  );
  INVX1 _32_ (
    .A(\Q_din[3] ),
    .Y(_12_)
  );
  INVX1 _33_ (
    .A(\Q_din[2] ),
    .Y(_13_)
  );
  INVX1 _34_ (
    .A(\Q_din[1] ),
    .Y(_14_)
  );
  INVX1 _35_ (
    .A(\Q_din[0] ),
    .Y(_15_)
  );
  INVX1 _36_ (
    .A(shift),
    .Y(_16_)
  );
  INVX1 _37_ (
    .A(clk),
    .Y(_17_)
  );
  NAND2X1 _38_ (
    .A(\Q_din[3] ),
    .B(shift),
    .Y(_18_)
  );
  OAI21X1 _39_ (
    .A(_15_),
    .B(shift),
    .C(_18_),
    .Y(_04_)
  );
  NAND2X1 _40_ (
    .A(shift),
    .B(\__BoundaryScanRegister_output__0__.sout ),
    .Y(_19_)
  );
  OAI21X1 _41_ (
    .A(_14_),
    .B(shift),
    .C(_19_),
    .Y(_05_)
  );
  NAND2X1 _42_ (
    .A(shift),
    .B(\__BoundaryScanRegister_output__1__.sout ),
    .Y(_20_)
  );
  OAI21X1 _43_ (
    .A(_13_),
    .B(shift),
    .C(_20_),
    .Y(_06_)
  );
  NAND2X1 _44_ (
    .A(shift),
    .B(\__BoundaryScanRegister_output__2__.sout ),
    .Y(_21_)
  );
  OAI21X1 _45_ (
    .A(_12_),
    .B(shift),
    .C(_21_),
    .Y(_07_)
  );
  NAND2X1 _46_ (
    .A(tck),
    .B(test),
    .Y(_22_)
  );
  OAI21X1 _47_ (
    .A(_17_),
    .B(test),
    .C(_22_),
    .Y(\__uuf__.__clk_source__ )
  );
  NAND2X1 _48_ (
    .A(\Q_din[1] ),
    .B(\Q_din[0] ),
    .Y(_23_)
  );
  NAND3X1 _49_ (
    .A(\Q_din[2] ),
    .B(\Q_din[1] ),
    .C(\Q_din[0] ),
    .Y(_24_)
  );
  NAND2X1 _50_ (
    .A(_00_),
    .B(_16_),
    .Y(_25_)
  );
  XNOR2X1 _51_ (
    .A(_12_),
    .B(_24_),
    .Y(_26_)
  );
  OAI22X1 _52_ (
    .A(_13_),
    .B(_16_),
    .C(_25_),
    .D(_26_),
    .Y(_11_)
  );
  XNOR2X1 _53_ (
    .A(_13_),
    .B(_23_),
    .Y(_27_)
  );
  OAI22X1 _54_ (
    .A(_14_),
    .B(_16_),
    .C(_25_),
    .D(_27_),
    .Y(_10_)
  );
  AOI21X1 _55_ (
    .A(\Q_din[1] ),
    .B(_16_),
    .C(\Q_din[0] ),
    .Y(_28_)
  );
  OAI21X1 _56_ (
    .A(_14_),
    .B(_15_),
    .C(_00_),
    .Y(_29_)
  );
  AOI21X1 _57_ (
    .A(_16_),
    .B(_29_),
    .C(_28_),
    .Y(_09_)
  );
  NAND2X1 _58_ (
    .A(shift),
    .B(sin),
    .Y(_30_)
  );
  OAI21X1 _59_ (
    .A(\Q_din[0] ),
    .B(_25_),
    .C(_30_),
    .Y(_08_)
  );
  INVX1 _60_ (
    .A(rst),
    .Y(_01_)
  );
  INVX1 _61_ (
    .A(rst),
    .Y(_02_)
  );
  INVX1 _62_ (
    .A(rst),
    .Y(_03_)
  );
  DFFSR _63_ (
    .CLK(tck),
    .D(_07_),
    .Q(sout),
    .R(_00_),
    .S(1'b1)
  );
  DFFSR _64_ (
    .CLK(tck),
    .D(_06_),
    .Q(\__BoundaryScanRegister_output__2__.sout ),
    .R(_01_),
    .S(1'b1)
  );
  DFFSR _65_ (
    .CLK(tck),
    .D(_05_),
    .Q(\__BoundaryScanRegister_output__1__.sout ),
    .R(_02_),
    .S(1'b1)
  );
  DFFSR _66_ (
    .CLK(tck),
    .D(_04_),
    .Q(\__BoundaryScanRegister_output__0__.sout ),
    .R(_03_),
    .S(1'b1)
  );
  DFFPOSX1 \__uuf__._14_  (
    .CLK(\__uuf__.__clk_source__ ),
    .D(_08_),
    .Q(\Q_din[0] )
  );
  DFFPOSX1 \__uuf__._15_  (
    .CLK(\__uuf__.__clk_source__ ),
    .D(_09_),
    .Q(\Q_din[1] )
  );
  DFFPOSX1 \__uuf__._16_  (
    .CLK(\__uuf__.__clk_source__ ),
    .D(_10_),
    .Q(\Q_din[2] )
  );
  DFFPOSX1 \__uuf__._17_  (
    .CLK(\__uuf__.__clk_source__ ),
    .D(_11_),
    .Q(\Q_din[3] )
  );
  assign Q = { \Q_din[3] , \Q_din[2] , \Q_din[1] , \Q_din[0]  };
endmodule
```

6.2 Cut Scan Chain File (counter_scan_cut.v)

File Structure:

- **Flattened Sequential Elements:** Each flip-flop becomes separate input and output ports
- **Purely Combinational:** No sequential feedback paths remain in the netlist
- **Port Naming:** Systematic naming like ff_0_D, ff_0_Q, ff_1_D, ff_1_Q, etc.
- **Logic Preservation:** Combinational cone between ports unchanged

Purpose:

Allows ATPG to treat the design as combinational logic, where flip-flop inputs and outputs are directly controllable and observable. Simplifies test generation by removing state dependencies.

6.3 Test Pattern File (patterns.tv.json)

Key Fields:

- **vectors:** Array of test patterns, each with input stimulus and expected output response
- **inputs:** Values to apply to all primary inputs and scan chain
- **outputs:** Expected values at outputs (X means don't care)
- **metadata:** Summary statistics about the test set

6.4 Coverage Metadata File (coverage.yml)

Key Information:

- **Overall Coverage:** Total, detected, and undetected fault counts with percentage
- **Per-Fault Status:** Lists every fault site with detection status and detecting vector ID
- **Undetected Reason:** Explains why faults couldn't be detected (redundant, inaccessible, etc.)
- **Gate-Level Breakdown:** Coverage percentage for each gate type
- **Vector Efficiency:** Number of faults detected by each test vector

6.5 Supporting Files

- **counter_scan1.v+attrs:** Attribute metadata about scan chain configuration
- **counter_scan1.v.chain-intermediate.v:** Intermediate representation during chaining
- **patterns.raw_tv.json:** Uncompacted test vectors (100 vectors before optimization)
- **parser.out:** Parser debug information from Verilog processing
- **parsetab.py:** Python parsing table cache for faster subsequent runs

7. Results Summary and Analysis

7.1 Achieved Results

Design for Test Implementation:

- **Successfully inserted scan chain of length 8** (4 internal + 4 boundary cells)
- **Design remains functionally equivalent** to original in normal mode
- **100% controllability and observability** of all sequential elements

Test Pattern Generation:

- **86% fault coverage achieved**
- **Only 7 test vectors required** after 93% compaction from 100 original vectors
- **125 fault sites analyzed** across 32 gates
- **107 faults detected**, 18 remain undetected

7.2 Performance Metrics

Metric	Value
Total Fault Sites	125
Detected Faults	107
Fault Coverage	86.0%
Scan Chain Length	8 cells (4 internal + 4 boundary)
Original Test Vectors	100
Compacted Test Vectors	7
Compaction Ratio	93.0%
ATPG Runtime	1.59 seconds

The workflow presented in this report represents the standard methodology used in semiconductor manufacturing for ensuring chip quality and reducing production costs. The ability to detect 86% of faults with only 5 test vectors demonstrates the power of modern DFT techniques and ATPG algorithms.