#### **INTEGRATED CIRCUITS**

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## HEF4011B gates Quadruple 2-input NAND gate

Product specification
File under Integrated Circuits, IC04

January 1995







### **Quadruple 2-input NAND gate**

HEF4011B gates

#### **DESCRIPTION**


The HEF4011B provides the positive quadruple 2-input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.





#### FAMILY DATA, I<sub>DD</sub> LIMITS category GATES

See Family Specifications



HEF4011BP(N): 14-lead DIL; plastic

(SOT27-1)

HEF4011BD(F): 14-lead DIL; ceramic (cerdip)

(SOT73)

HEF4011BT(D): 14-lead SO; plastic

(SOT108-1)

(): Package Designator North America

Philips Semiconductors Product specification

## Quadruple 2-input NAND gate

HEF4011B gates

#### **AC CHARACTERISTICS**

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C;  $C_L$  = 50 pF; input transition times  $\leq$  20 ns

	V <sub>DD</sub>	SYMBOL	TYP	MAX		TYPICAL EXTRAPOLATION FORMULA
Propagation delays	5		55	110	ns	28 ns + (0,55 ns/pF) C <sub>L</sub>
$I_n \rightarrow O_n$	10	t <sub>PHL</sub> ; t <sub>PLH</sub>	25	45	ns	14 ns + (0,23 ns/pF) C <sub>L</sub>
	15		20	35	ns	12 ns + (0,16 ns/pF) C <sub>L</sub>
Output transition times	5		60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>THL</sub>	30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15		20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>
	5		60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>TLH</sub>	30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15		20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>

	V <sub>DD</sub>	TYPICAL FORMULA FOR P (μW)	
Dynamic power	5	1300 $f_i + \sum (f_o C_L) \times V_{DD}^2$	where
dissipation per	10	$6000 \; f_i + \sum \left( f_o C_L \right) \times V_{DD}{}^2$	$f_i$ = input freq. (MHz)
package (P)	15	20 100 $f_i + \sum (f_o C_L) \times V_{DD}^2$	f <sub>o</sub> = output freq. (MHz)
			C <sub>L</sub> = load capacitance (pF)
			$\sum (f_o C_L) = \text{sum of outputs}$
			V <sub>DD</sub> = supply voltage (V)