Verilog Lab HW 2

1. ReductionOperators

```
module ReductionOperators();
                         initial begin
                                                    // Bit Wise AND reduction
                                                     \frac{1000}{5}$display (" & 4'b1001 = %b", (&4'b1001));
                                                     \frac{111}{2} = \frac{11
                                                     \frac{111}{2} = \frac{6}{2}  $\text{display} (\( \delta \) 4\( \delta \) 111 = \( \delta \) (\( \delta \) 4\( \delta \) 111);
                                                    // Bit Wise NAND reduction
                                                     $\display (" \time & 4'\b1001 = \%b", (\time & 4'\b1001));
                                                     $\display (\'\ \sigma \& 4\'\bx001 = \%b\'\, (\sigma \& 4\'\bx001));
                                                     \frac{1}{2} \sin ( -24 + 5 \cos ( -24 
                                                    // Bit Wise OR reduction
                                                     \frac{1}{4}b1001 = \frac{6}{4}b'', (\frac{4}{b}1001);
                                                     \frac{1}{4}bx000 = \frac{6}{5}, (|4'bx000);
                                                     \frac{1}{4}bz000 = \frac{6}{4}, (|4'bz000);
                                                    #10 $finish;
                         end
endmodule
```

Results

```
[2024-09-28 10:24:36 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out & 4'b1001 = 0 & 4'bx111 = x & 4'bz111 = x & 4'b1001 = 1 & 4'bx001 = 1 & 4'bx001 = 1 & 4'bx000 = x & 4
```

ShiftOperators

```
module ShiftOperators();
initial begin
```

```
// Left Shift
$display (" 4'b1001 << 1 = %b", (4'b1001 << 1));
$display (" 4'b10x1 << 1 = %b", (4'b10x1 << 1));
$display (" 4'b10z1 << 1 = %b", (4'b10z1 << 1));
// Right Shift
$display (" 4'b1001 >> 1 = %b", (4'b1001 >> 1));
$display (" 4'b10x1 >> 1 = %b", (4'b10x1 >> 1));
$display (" 4'b10z1 >> 1 = %b", (4'b10z1 >> 1));
$fisplay (" 4'b10z1 >> 1 = %b", (4'b10z1 >> 1));
```

end endmodule

Results

```
[2024-09-28 10:27:33 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
4'b1001 << 1 = 0010
4'b10x1 << 1 = 0x10
4'b10z1 << 1 = 0z10
4'b10x1 >> 1 = 0100
4'b10x1 >> 1 = 010x
4'b10x1 >> 1 = 010z
design.sv:12: $finish called at 10 (1s)

Done
```

ConcatenationOperator

```
module ConcatenationOperator();
initial begin
    // Concatenation
    $display ("{4'b1001,4'b10x1} = %b", {4'b1001, 4'b10x1});
    #10 $finish;
end
endmodule
```

Results

```
[2024-09-29 00:57:27 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out {4'b1001,4'b10x1} = 100110x1 design.sv:5: $finish called at 10 (1s)

Done
```

ReplicationOperator

module ReplicationOperator();

```
initial begin
// replication
$display ("{4{4'b1001}}} = %b", {4{4'b1001}});
```

```
// replication and concatenation
         display("{4{4'b1001,1'bz}} = \%b", {4{4'b1001,1'bz}});
        #10 $finish;
      end
   endmodule
   Results
      [2024-09-29 01:02:44 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
     \{4\{4'b1001\}\}\ =\ 1001100110011001
     \{4\{4'b1001,1'bz\}\}\ =\ 1001z1001z1001z1001z
     design.sv:10: $finish called at 10 (1s)
      Done
2. Addbit module
   // Addbit Module
   module addbit (
      input a,
                   // First bit
      input b,
                    // Second bit
      input cin,
                    // Carry in
      output sum,
                      // Sum output
      output cout
                     // Carry out
   );
      // Full adder logic
      assign sum = a \wedge b \wedge cin;
                                    // Sum is the XOR of the inputs and carry in
      assign cout = (a \& b) | (cin \& (a \land b)); // Carry out is generated based on inputs and
   carry in
   endmodule
   Adder Hier Module
   // Adder Hier Module
   module adder hier (
      output [3:0] result o, // 4-bit sum output
                           // Carry out of the final addition
      output carry o,
                           // First 4-bit input
      input [3:0] r1 i,
                           // Second 4-bit input
      input [3:0] r2 i,
      input ci i
                         // Carry in input
   );
```


```
// Internal wires for carry between stages
  wire c1_w, c2_w, c3_w;
  // Instantiate addbit modules for each bit
  addbit u0 (
     .a(r1_i[0]), .b(r2_i[0]), .cin(ci_i),
     .sum(result_o[0]), .cout(c1_w)
  );
  addbit u1 (
     .a(r1 i[1]), .b(r2 i[1]), .cin(c1 w),
     .sum(result o[1]), .cout(c2 w)
  );
  addbit u2 (
     .a(r1 i[2]), .b(r2 i[2]), .cin(c2 w),
     .sum(result o[2]), .cout(c3 w)
  );
  addbit u3 (
     .a(r1 i[3]), .b(r2 i[3]), .cin(c3 w),
     .sum(result o[3]), .cout(carry o)
  );
endmodule
Testbench Module
// Testbench Module
module tb adder hier();
  // Declare registers for inputs and wires for outputs
  reg [3:0] r1 r, r2 r;
  reg ci_r;
  wire [3:0] result_w;
  wire carry_w;
  // Instantiate the adder hier module
  adder hier UUT (
     .result o(result w),
     .carry o(carry w),
     .r1 i(r1 r),
```

```
.r2_i(r2_r),
  .ci_i(ci_r)
);
// Drive the inputs
initial begin
  // Test case 1: Add 0 + 0 + 0
  r1 r = 4'b0000;
  r2 r = 4'b0000;
  ci r = 1'b0;
  #10; // Wait for 10 time units
  // Test case 2: Add 10 (0b1010) + 0 + 0
  r1 r = 4'b1010;
  r2 r = 4'b0000;
  ci r = 1'b0;
  #10;
  // Test case 3: Add 10 (0b1010) + 2 (0b0010) + 0
  r1 r = 4'b1010;
  r2 r = 4'b0010;
  ci r = 1'b0;
  #10;
  // Test case 4: Add 10 (0b1010) + 2 (0b0010) + 1 (carry-in)
  r1 r = 4'b1010;
  r2 r = 4'b0010;
  ci r = 1'b1;
  #10;
  $finish; // End simulation
end
// Monitor the inputs and outputs
initial begin
  $display("+-----+");
  $display("| r1 | r2 | ci | result | carry |");
  $monitor("| %b | %b | %b | %b | %b | ", r1_r, r2_r, ci_r, result_w, carry_w);
  $display("+-----+");
```

end

endmodule

Results



Circuit Block Diagram for Adder Hier Module

Synchronous DFF

```
// D Flip-Flop Module
```

`timescale 1ns / 1ps // Set the time unit to 1ns and precision to 1ps

```
module DFFSynch(
input d_i, // Data input
input rst_i, // Reset input
input clk_i, // Clock input
output reg q_o // Output
);
always @(posedge clk_i) begin
if (rst_i)
q o <= 0; // Reset output to 0
```

```
else
       q o <= d i; // Update output with data input on clock edge
 end
endmodule
Testbench
// Testbench for D Flip-Flop
`timescale 1ns / 1ps // Set the time unit and precision
module tb DFFSynch;
// Declare registers for inputs and wire for output
  reg d i; // Input data
  reg rst i; // Reset input
  reg clk_i; // Clock input
  wire q o; // Output
// Instantiate the DFF module
  DFFSynch dut (
.d i(d i),
 .rst_i(rst_i),
 .clk i(clk i),
  (o p)o p.
);
// Clock generation
  initial begin
    clk i = 0; // Initialize clock
    forever #5 clk i = \sim clk i; // Toggle clock every 5 time units
end
// Test sequence
  initial begin
// Set up the VCD file for waveform viewing
    $dumpfile("dump.vcd"); // Specify the name of the VCD file
    $dumpvars(0, tb DFFSynch); // Dump all variables in the testbench
// Monitor the output
    $monitor("Time: %0dns | d_i: %b | rst_i: %b | clk_i: %b | q_o: %b", $time, d_i, rst_i, clk_i, q_o);
```

```
// Test case 1: Reset the DFF
    rst i = 1; d i = 0; #10; // Apply reset
    rst i = 0; #10; // Release reset
// Test case 2: Set d i to 1
                  // Set d i to 1, should update q o on next clock
  d i = 1; #10;
// Test case 3: Set d i to 0
d i = 0; #10;
                  // Set d i to 0, should update q o on next clock
// Test case 4: Check reset again
  rst i = 1; #10; // Apply reset again
    rst_i = 0; #10; // Release reset
// Test case 5: Set d_i to 1 again
  d i = 1; \#10; // Set d i to 1, should update q o on next clock
  // Finish the simulation
    $finish;
 end
```

endmodule

Results



Note: To revert to EPWave opening in a new browser window, set that option on your profile page

Asynchronous DFF

// Asynchronous D Flip-Flop Module

`timescale 1ns / 1ps // Set the time unit and precision

```
module DFFAsynch(
input d_i, // Data input
input rst_i, // Reset input
input clk_i, // Clock input
output reg q o // Output
```

```
);
  always @(posedge clk i or posedge rst i) begin
     if (rst i)
       q o \leq 0; // Reset output to 0
       q o <= d i; // Update output with data input on clock edge
  end
endmodule
Testbench
// Testbench for DFFAsynch
'timescale 1ns / 1ps // Set the time unit and precision
module tb DFFAsynch;
  // Declare registers for inputs and wire for output
  reg d i;
               // Input data
               // Reset input
  reg rst i;
               // Clock input
  reg clk i;
                // Output
  wire q o;
  // Instantiate the DFFAsynch module
  DFFAsynch dut (
     .d i(d i),
     .rst i(rst i),
     .clk_i(clk_i),
     (o_p)
  );
  // Clock generation
  initial begin
     clk i = 0; // Initialize clock
     forever #5 clk i = \sim clk i; // Toggle clock every 5 time units
  end
  // Test sequence
  initial begin
     // Set up the VCD file for waveform viewing
     $dumpfile("dump.vcd"); // Specify the name of the VCD file
     $dumpvars(0, tb DFFAsynch); // Dump all variables in the testbench
```

```
// Monitor the output
     $monitor("Time: %0dns | d i: %b | rst i: %b | clk i: %b | q o: %b", $time, d i, rst i, clk i,
q o);
     // Test case 1: Reset the DFF
     rst i = 1; d i = 0; #10; // Apply reset
                           // Release reset
     rst i = 0; #10;
     // Test case 2: Set d i to 1
     d i = 1; #10;
                           // Set d i to 1, should update q o on next clock
     // Test case 3: Set d i to 0
     d i = 0; #10;
                           // Set d i to 0, should update q o on next clock
     // Test case 4: Check reset functionality
     rst i = 1; #10;
                          // Apply reset again
     rst i = 0; #10;
                          // Release reset
     // Test case 5: Set d i to 1 again
     d i = 1; #10;
                          // Set d i to 1, should update q o on next clock
     // Finish the simulation
     $finish;
  end
```

endmodule

Results



Note: To revert to EPWave opening in a new browser window, set that option on your profile page