```
Nang Thiri Wutyi
20113
9/25/2024
```

Verilog HDL Homework #1

1. Write the program to verify whether white space "Carriage Return" and "Formfeed" in "helloWorld.v" work or not, and show the result.

```
// helloWorld v
module helloWorld:
 // Declare a reg array to hold the message
 reg [8*13:1] message:
 initial begin
  // Assign the message with Carriage Return (\r) and Formfeed (\f)
  message = "Hello\r\fWorld!";
  // Display the full message with whitespace characters
  $display("Message with whitespace characters: %s", message);
  // Display each character in the string to verify their positions
  $display("Character 1: %c", message[8*13:8*12+1]); // 'H'
  $display("Character 2: %c", message[8*12:8*11+1]); // 'e'
  $display("Character 3: %c", message[8*11:8*10+1]); // 'l'
  $display("Character 4: %c", message[8*10:8*9+1]); // 'l'
  $display("Character 5: %c", message[8*9:8*8+1]); // 'o'
  $\text{display("Character 6: \%c", message[8*8:8*7+1]); // \r' (Carriage Return)
  $display("Character 7: %c", message[8*7:8*6+1]); // \f (Formfeed)
  $display("Character 8: %c", message[8*6:8*5+1]); // 'W'
  $display("Character 9: %c", message[8*5:8*4+1]); // 'o'
  $display("Character 10: %c", message[8*4:8*3+1]); // 'r'
  $display("Character 11: %c", message[8*3:8*2+1]); // 'l'
  $display("Character 12: %c", message[8*2:8*1+1]); // 'd'
  $display("Character 13: %c", message[8*1:1]);
 end
endmodule
```

2. If a variable name is defined using a keyword, write a code snippet to look at what will happen and show error/ warning information.

```
module helloWorld;
```

reg module; // Error: 'module' is a reserved keyword

```
initial begin

module = 1'b1; // Attempt to assign a value to 'module'

$display("The value of module is: %b", module);

end
endmodule
```

Error message

```
design.sv:2: syntax error
design.sv:1: error: Syntax error in variable list.
design.sv:5: syntax error
design.sv:5: Syntax in assignment statement 1-value.
design.sv:6: syntax error
design.sv:6: error: Malformed statement
Exit code expected: 0, received: 6
```

Using keywords as variable names leads to syntax errors.

3. When a module name is &\$\$abc_123, how to make it pass compilation by writing a program to verify?

In Verilog, module names must follow specific conventions: they can only start with a letter or underscore and can contain letters, digits, and underscores. Special characters like & and \$ are not allowed in module names.

Example code to verify invalidity

```
module &$$abc 123; // Invalid module name due to special characters
```

```
initial begin
$display("This module has an invalid name and will not compile.");
end
endmodule
```

Error message

```
design.sv:2: syntax error
I give up.
Exit code expected: 0, received: 2
```

To make it pass compilation, we can remove the special characters "&\$\$".

```
Test program with valid module name module abc 123; // Use a valid module name
```

```
initial begin
    $display("This module name is now valid.");
end
endmodule

Results

[2024-09-26 06:52:04 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv &&
unbuffer vvp a.out
This module name is now valid.
Done
```

4. Define a variable type "tri", and make two devices in the same value (e.g. 1, 1) and different value(e.g. z, x) to drive it, what do you get and show running results? Take an example on the handout as reference.

```
module tri state example;
  reg Aout, Bout; // Values driven by two devices
  reg EnableA, EnableB; // Enable signals for each device
  tri bus; // Define a 'tri' type variable
// Bus will be driven by Aout if EnableA is high
  assign bus = EnableA ? Aout : 1'bz;
  // Bus will be driven by Bout if EnableB is high
  assign bus = EnableB ? Bout : 1'bz;
 initial begin
    // Initialize signals
    Enable A = 1;
    EnableB = 1;
    // Test case 1: Both devices drive the same value (1)
    Aout = 1; Bout = 1;
    #1; // Wait for one time unit
    $display("Test Case 1: Both devices drive 1, Bus = %b", bus); // Expect Bus = 1
    // Test case 2: One device drives 'z', the other drives 'x'
    Aout = 1'bz; Bout = 1'bx;
    #1; // Wait for one time unit
    $display("Test Case 2: A drives 'z', B drives 'x', Bus = %b", bus); // Expect Bus = x
    // Test case 3: A drives 0, B drives 1 (conflict)
    Aout = 0; Bout = 1;
    #1; // Wait for one time unit
    $\text{display("Test Case 3: A drives 0, B drives 1, Bus = \%b", bus); // Expect Bus = x (conflict)
```

```
// Test case 4: A drives 1, B drives 'z' (no conflict, A dominates)
Aout = 1; Bout = 1'bz;
#1; // Wait for one time unit
$display("Test Case 4: A drives 1, B drives 'z', Bus = %b", bus); // Expect Bus = 1

// End the simulation
#1;
$finish;
end
endmodule

Running results
Test Case 1: Both devices drive 1, Bus = 1
Test Case 2: A drives 'z', B drives 'x', Bus = x
Test Case 3: A drives 0, B drives 1, Bus = x
Test Case 4: A drives 1, B drives 'z', Bus = 1
design.sv:38: $finish called at 5 (1s)
```

5. Retype "wor/trior" and "wand/triand" test programs on the handout and assign all 16-combination values to them. Compare the results with the values in truth table. And show results.

Test program for wor/trior

```
module TestWorTrior;
wor bus_wor; // Wor declaration
trior bus_trior; // Trior declaration
reg Aout, Bout; // Input signals
reg EnableA, EnableB;

assign bus_wor = EnableA ? Aout : 1'bz;
assign bus_trior = EnableA ? Aout : 1'bz;
```

```
assign bus trior = EnableB ? Bout : 1'bz;
  initial begin
     monitor("Time = \%g, Aout = \%b, Bout = \%b, bus_wor = \%b, bus_trior = \%b",
$time, Aout, Bout, bus_wor, bus_trior);
    Enable A = 1;
    EnableB = 1;
    // Test all 16 combinations of Aout and Bout
    Aout = 0; Bout = 0; #1;
    Aout = 0; Bout = 1; #1;
    Aout = 1; Bout = 0; #1;
    Aout = 1; Bout = 1; \#1;
    $finish;
  end
endmodule
Results
                                                '-Wall'
[2024-09-23
               06:37:40
                            UTC]
                                   iverilog
                                                           '-g2012'
                                                                       design.sv
testbench.sv && unbuffer vvp a.out
Time = 0, Aout = 0, Bout = 0, bus wor = 0, bus trior = 0
Time = 1, Aout = 0, Bout = 1, bus_wor = 1, bus_trior = 1
```

Time = 2, Aout = 1, Bout = 0, bus_wor = 1, bus_trior = 1

Time = 3, Aout = 1, Bout = 1, bus_wor = 1, bus_trior = 1

design.sv:25: \$finish called at 4 (1s)

Done

Test program for wand/triand

```
module TestWandTriand;
  wand bus_wand; // Wand declaration
  triand bus_triand; // Triand declaration
  reg Aout, Bout; // Input signals
  reg EnableA, EnableB;
  assign bus wand = EnableA ? Aout : 1'bz;
  assign bus wand = EnableB ? Bout : 1'bz;
  assign bus triand = EnableA ? Aout : 1'bz;
  assign bus triand = EnableB ? Bout : 1'bz;
  initial begin
       $monitor("Time = \%g, Aout = \%b, Bout = \%b, bus wand = \%b, bus triand = \%b",
$time, Aout, Bout, bus_wand, bus_triand);
    EnableA = 1;
    EnableB = 1;
    // Test all 16 combinations of Aout and Bout
    Aout = 0; Bout = 0; #1;
    Aout = 0; Bout = 1; #1;
```

```
Aout = 1; Bout = 0; #1;
Aout = 1; Bout = 1; #1;
$finish;
end
endmodule
```

Results

Done

```
[2024-09-23 06:42:25 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
```

```
Time = 0, Aout = 0, Bout = 0, bus_wand = 0, bus_triand = 0

Time = 1, Aout = 0, Bout = 1, bus_wand = 0, bus_triand = 0

Time = 2, Aout = 1, Bout = 0, bus_wand = 0, bus_triand = 0

Time = 3, Aout = 1, Bout = 1, bus_wand = 1, bus_triand = 1

design.sv:25: $finish called at 4 (1s)
```

6. Generate variable type "tri0/tri1", and assign 4 different values (0, 1, X, Z) to observe what you are going to get.

```
module TestTri0Tri1;

tri0 bus_tri0; // Tri-state net that defaults to 0

tri1 bus_tri1; // Tri-state net that defaults to 1

reg Aout, Bout; // Input signals

reg EnableA, EnableB;

// Assignments for tri0

assign bus_tri0 = EnableA ? Aout : 1'bz;

assign bus_tri0 = EnableB ? Bout : 1'bz;
```

```
// Assignments for tri1
  assign bus tri1 = EnableA ? Aout : 1'bz;
  assign bus tri1 = EnableB ? Bout : 1'bz;
  initial begin
      monitor("Time = \%g, Aout = \%b, Bout = \%b, bus tri0 = \%b, bus tri1 = \%b", $time,
Aout, Bout, bus tri0, bus tri1);
    EnableA = 1;
    EnableB = 1;
    // Assign 4 different values (0, 1, x, z)
    Aout = 0; Bout = 0; \#1; // Case 1: 0, 0
    Aout = 1; Bout = 1; \#1; // Case 2: 1, 1
    Aout = 1'bx; Bout = 1'bx; \#1; // Case 3: x, x (unknown)
    Aout = 1'bz; Bout = 1'bz; \#1; // Case 4: z, z (high-impedance)
    $finish;
  end
endmodule
Results
[2024-09-23 06:47:05 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv
unbuffer vvp a.out
Time = 0, Aout = 0, Bout = 0, bus_tri0 = 0, bus_tri1 = 0
```

```
Time = 1, Aout = 1, Bout = 1, bus_tri0 = 1, bus_tri1 = 1
Time = 2, Aout = x, Bout = x, bus_tri0 = x, bus_tri1 = x
Time = 3, Aout = z, Bout = z, bus_tri0 = 0, bus_tri1 = 1
design.sv:27: $finish called at 4 (1s)
```

7. Retype "testTrireg" module example code on the "WK#2" handout and provide the

```
results.
module testTrireg ();
  trireg [7:0] data; // Declare trireg for data
  reg [1:0] flag;
                    // Declare 2-bit register for flag
  // Assign data based on the value of flag
  assign data = (flag == 1)? 10:
            (flag == 0) ? 8'bzz :
            (flag == 3) ? 30 : 255;
  initial begin
     flag = 1;
                   // Initially, set flag to 1
     #200 \text{ flag} = 0; // After 200 time units, set flag to 0
     #200 \text{ flag} = 3; // After another 200 time units, set flag to 3
     #200 \text{ flag} = 0; // After another 200 time units, set flag to 0
     #200 flag = 2; // After another 200 time units, set flag to 2
     #200 \text{ flag} = 0; // After another 200 time units, set flag to 0
```

// Monitor changes in data and time

```
monitor("Time = \%g, data = \%d", \$time, data);
    #10 $finish: // Finish the simulation after 10 time units
  end
endmodule
Results
QuestaSim-64 grun 2023.1 Utility 2023.01 Jan 23 2023
Start time: 23:30:45 on Sep 25,2024
qrun -batch -access=rw+/. -timescale 1ns/1ns -mfcu design.sv testbench.sv
-voptargs="+acc=npr" -do " run -all; exit"
Creating library 'qrun.out/work'.
QuestaSim-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
Start time: 23:30:45 on Sep 25,2024
vlog -timescale 1ns/1ns -mfcu design.sv testbench.sv -work qrun.out/work
-csession=incr -writesessionid "+qrun.out/top dus" -statslog qrun.out/stats log
-- Compiling module testTrireg
Top level modules:
      testTrireg
End time: 23:30:45 on Sep 25,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vopt 2023.1 Compiler 2023.01 Jan 23 2023
** Warning: (vopt-10587) Some optimizations are turned off because the +acc
switch is in effect. This will cause your simulation to run slowly. Please use
-access/-debug to maintain needed visibility.
Start time: 23:30:45 on Sep 25,2024
     -access=rw+/. -timescale 1ns/1ns -mfcu "+acc=npr" -findtoplevels
```

/home/runner/qrun.out/work+0+ -work qrun.out/work -statslog qrun.out/stats log

-o qrun_opt

```
Top level modules:
      testTrireg
Analyzing design...
-- Loading module testTrireg
Optimizing 1 design-unit (inlining 0/1 module instances):
-- Optimizing module testTrireg(fast)
Optimized design name is grun opt
End time: 23:30:45 on Sep 25,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
# vsim -batch -voptargs="+acc=npr" -lib qrun.out/work -do " run -all; exit"
-statslog qrun.out/stats_log qrun_opt -appendlog -1 qrun.log -csession=incr
# Start time: 23:30:45 on Sep 25,2024
# // Questa Sim-64
# // Version 2023.1 linux x86 64 Jan 23 2023
# //
# // Copyright 1991-2023 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
```

Note: Simulation is operated by Siemens Questa 2023.3 because Icarus Verilog 12.0 doesn't support trireg.

8. Retype "testInteger" module example code on the "WK#2" handout and give the results.

module testInteger;

```
wire pwrGood, pwrOn, pwrStable; // Explicitly declare wires. integer i; // 32-bit, signed (2's complement). time t; // 64-bit, unsigned, behaves like a 64-bit reg. real r; // Real data type of implementation-defined size.
```

// An assign statement continuously drives a wire:

```
assign pwrStable = 1'b1; // Net type must be in "assign" block to be bound to a value
  assign pwrOn = 1; // Assign 1 to pwrOn (1 or 1'b1)
  assign pwrGood = pwrOn & pwrStable; // Logical AND between pwrOn and pwrStable
  initial begin
    // integer/time/real must be in initial or always block to be assigned to a value
    i = 123; // Integer assignment, decimals are not allowed for 'integer'
    r = 123456e-3; // Real number assignment: 123.456
    t = 123456e-3; // Time assignment, will be rounded to integer: 123
    // Display formatted output using $display
    $display("i=%0d t=%6.2f r=%f", i, t, r); // Correct format specifiers
    // Wait for 2 time units
          #2 $display("TIME=%0t ON=%b STABLE=%b GOOD=%b", $time, pwrOn,
pwrStable, pwrGood);
    // Finish the simulation
    $finish;
  end
endmodule
Results
[2024-09-26 06:23:30 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv
```

unbuffer vvp a.out

```
TIME=2 ON=1 STABLE=1 GOOD=1
design.sv:25: $finish called at 2 (1s)
```

9. Create a "time" variable type and assign it values from \$stime and \$realtime, what will you get?

```
module test time;
time t1, t2; // Declare time variables
 initial begin
  // Delay for 5 time units
  #5;
  // Assign the current simulation time from $stime and $realtime
  t1 = $stime;
  t2 = $realtime;
  // Display the time values
  $display("Time using $stime: %0t", t1);
  $display("Time using $realtime: %0t (truncated to integer)", t2);
 end
endmodule
Results
[2024-09-26 06:30:47 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv
unbuffer vvp a.out
Time using $stime: 5
Time using $realtime: 5 (truncated to integer)
```

10. Define a time scale like `timescale 10ns/100ps, if a delay is #2.71828, calculate the real delay and compare what the difference between \$display result in \$time and your calculation is.

```
`timescale 10ns/100ps
module test delay;
 real actual delay = 2.71828 * 10; // Calculate the real delay in ns
 time start_time, end_time; // Variables to track the time before and after the delay
 initial begin
  start time = $time; // Capture the simulation time before the delay
  #2.71828;
                   // Apply a delay of 2.71828 time units (interpreted as 10ns per time unit)
  end time = $time; // Capture the time after the delay
  $display("Start time: %0t", start time);
  $display("End time: %0t", end_time);
  $display("Delay in simulation time: %0t", end time - start time);
  $display("Actual calculated delay (without truncation): %0f ns", actual delay);
 end
endmodule
```

Results

```
[2024-09-26 06:39:57 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
```

```
End time: 300
Delay in simulation time: 300
Actual calculated delay (without truncation): 27.182800 ns
```

11. Retype "signedNumber" module, and observe the running results on the "WK#2" handout.

```
module signedNumber;
reg [31:0] a;
 initial begin
  a = 14'h1234;
                            // Assigning a positive value
  \frac{display}{Current Value of a = \%h'', a};
  a = -14'h1234;
                             // Assigning a negative value
  $display("Current Value of a = %h", a); // Result of this will be checked
  a = 32'hDEAD BEEF;
                                  // Assigning a positive value
  \frac{1}{2} $\text{display}("Current Value of a = \%h", a);
  a = -32'hDEAD BEEF;
                                  // Assigning a negative value
  display("Current Value of a = \%h", a); // Result of this will be checked
  #10 $finish;
 end
endmodule
```

Results

```
[2024-09-26 06:50:13 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv
   unbuffer vvp a.out
   Current Value of a = 00001234
   Current Value of a = ffffedcc
   Current Value of a = deadbeef
   Current Value of a = 21524111
   design.sv:17: $finish called at 10 (1s)
   Done
12. Take "helloWorld.v" as an example, write program to print double quote, percent
   character and @ character in ASCII code number.
   module printASCII();
     initial begin
       // Print ASCII values for characters
          $display("ASCII code for double quote (\") = %d", "\""); // ASCII code for double
   quote
          $display("ASCII code for percent character (%%) = %d", "%"); // ASCII code for
   percent
       $display("ASCII code for @ character = %d", "@"); // ASCII code for @
       // Finish the simulation after a delay
       #5 $finish();
     end
   endmodule
```

Results

[2024-09-26 06:43:48 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out

```
ASCII code for double quote (") = 34

ASCII code for percent character (%) = 37

ASCII code for @ character = 64

design.sv:9: $finish called at 5 (1s)
```

13. Write a program to display values of different variables that could cover format like %b, %c, %d, %0d, %e, %f, %6.2f, %g, %h, %o, %s and %t, %00t.

module format example();

```
// Declare some variables of different types
reg [7:0] bin var = 8'b10101010; // Binary variable
reg [31:0] dec var = 123456789; // Decimal variable
real float var = 12345.6789;
                               // Floating-point variable
reg [15:0] hex var = 16'hABCD; // Hexadecimal variable
reg [7:0] char var = 65;
                             // ASCII code for character 'A'
                          // Time variable for simulation
time time var;
reg [7:0] oct var = 8'o77;
                             // Octal variable
reg [15:0] short var = 16'd25; // Decimal variable for zero-padded output
initial begin
 // Display binary format
 $display("Binary format (%%b): %b", bin var);
 // Display ASCII character (%%c)
 $display("Character format (%%c): %c", char var);
```

```
// Display decimal format (%%d)
$display("Decimal format (%%d): %d", dec var);
// Display decimal with zero padding (%%0d)
$display("Zero-padded decimal (%%0d): %0d", short var);
// Display scientific notation (%%e)
$display("Scientific notation (%%e): %e", float var);
// Display floating-point format (%%f)
$display("Floating-point format (%%f): %f", float var);
// Display floating-point with field width and precision (%%6.2f)
$display("Formatted float (%%6.2f): %6.2f", float var);
// Display general floating-point format (%%g)
$display("General floating-point (%%g): %g", float var);
// Display hexadecimal format (%%h)
$display("Hexadecimal format (%%h): %h", hex var);
// Display octal format (%%o)
$display("Octal format (%%o): %o", oct var);
```

```
// Display string format (%%s)
  $display("String format (%%s): %s", "Hello, Verilog!");
  // Capture current simulation time and display using %%t and %%0t
  time var = $time;
  $display("Simulation time (%%t): %t", time var);
  $display("Zero-padded simulation time (%%0t): %0t", time var);
  // End the simulation
  #5 $finish;
 end
endmodule
Results
[2024-09-26 06:46:14 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv
unbuffer vvp a.out
Binary format (%b): 10101010
Character format (%c): A
Decimal format (%d): 123456789
Zero-padded decimal (%0d): 25
Scientific notation (%e): 1.234568e+04
Floating-point format (%f): 12345.678900
Formatted float (%6.2f): 12345.68
General floating-point (%g): 12345.7
Hexadecimal format (%h): abcd
Octal format (%o): 077
```

```
String format (%s): Hello, Verilog!

Simulation time (%t): 0

Zero-padded simulation time (%0t): 0

design.sv:53: $finish called at 5 (1s)

Done
```

14. Compare \$display, \$write and \$monitor system tasks by a program, and give the running result.

```
module compare_display_write_monitor();
reg [3:0] count; // A simple 4-bit register for counting
 initial begin
  count = 0;
  // Using $monitor to automatically display the changes in count
  $monitor("Count (using $monitor): %0d", count);
  // Initial display using $display
  $display("Initial Count (using $display): %0d", count);
  // Increment count with delays
  #5 count = count + 1; // Increment after 5 time units
  $display("After 5 time units (using $display): %0d", count);
  #5 count = count + 1; // Increment after another 5 time units
```

\$write("After another 5 time units (using \$write): %0d\n", count); // \$write does not add a newline

```
#5 count = count + 1; // Increment again
$display("After 15 time units (using $display): %0d", count);

#5 count = count + 1; // Increment again
$display("Final Count (using $display): %0d", count);

#5 $finish; // End the simulation
end
endmodule
```

Results

```
unbuffer vvp a.out
Initial Count (using $display): 0
Count (using $monitor): 0
After 5 time units (using $display): 1
Count (using $monitor): 1
After another 5 time units (using $write): 2
Count (using $monitor): 2
After 15 time units (using $display): 3
Count (using $monitor): 3
Final Count (using $display): 4
Count (using $monitor): 4
```

design.sv:27: \$finish called at 25 (1s)

[2024-09-26 06:48:28 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv