<u>Lab 9-10 Nanoprocessor Design Competition</u> CS1050 Computer Organization and Digital Design

Group number - 14

Members:


Name	Index number
Illangasinghe I.M.D.P	220234R
Dissanayake D.M.S.H	220138C
Balasuriya B.D.S.K	220056X
Fernando K.M.I	220166J

Lab Task

- ➤ Designing and developing a 4-bit arithmetic unit capable of completing addition and subtraction on signed integers.
- ➤ Designing and developing instruction decoder to decode 12 bit instructions and activate necessary components in the processor accordingly.
- > Designing and developing other required components to create the processor.
 - Register Bank
 - Program Rom
 - Program Counter
 - Multiplexers (Using Tri-state Buffers)
 - 3-bit adder
 - Slow clock
- ➤ Verifying the processor functionality via Xilinx Vivado simulation.
- > Testing the processor in Basys 3 FPGA board.

Design Diagrams and Simulation

- Lookup table for Seven segment display




```
-- Module Name: LUT 16 7 - Behavioral
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric std.all;
-- seven segment LUT
entity LUT 16 7 is
    Port ( address : in STD LOGIC VECTOR (3 downto 0);
           data : out STD LOGIC VECTOR (6 downto 0));
end LUT 16 7;
architecture Behavioral of LUT 16 7 is
type rom type is array (0 to 15) of std logic vector(6 downto 0);
signal sevenSegment ROM : rom type := (
    "1000000", -- 0
    "1111001", -- 1
    "0100100", -- 2
    "0110000", -- 3
    "0011001", -- 4
    "0010010", -- 5
    "0000010", -- 6
    "1111000", -- 7
    "0000000", -- 8
    "0010000", -- 9
    "0001000", -- a
    "0000011", -- b
    "1000110", -- c
    "0100001", -- d
    "0000110", -- e
    "0001110" -- f
    );
begin
data <= sevenSegment_ROM(to_integer(unsigned(address)));</pre>
end Behavioral
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB SevenSeg is
-- Port ();
end TB SevenSeg;
architecture Behavioral of TB SevenSeg is
component LUT 16 7 is
    Port ( address : in STD LOGIC VECTOR (3 downto 0);
           data : out STD_LOGIC_VECTOR (6 downto 0));
end component;
signal address : STD LOGIC VECTOR (3 downto 0);
signal data : STD LOGIC VECTOR (6 downto 0);
begin
UUT:LUT 16 7 port map(address,data);
process begin
    address<="0000";
    wait for 50 ns;
    address<="0001";
    wait for 50 ns;
    address<="0010";
    wait for 50 ns;
    address<="0011";
    wait for 50 ns;
    address<="0100";
    wait for 50 ns;
    address<="0101";
    wait for 50 ns;
    address<="0110";
    wait for 50 ns;
    address<="0111";
    wait for 50 ns;
    address<="1000";
    wait for 50 ns;
    address<="1001";
    wait for 50 ns;
    address<="1010";
    wait for 50 ns;
    address<="1011";
    wait for 50 ns;
    address<="1100";
    wait for 50 ns;
    address<="1101";
    wait for 50 ns;
    address<="1110";
    wait for 50 ns;
    address<="1111";
    wait for 50 ns;
    address<="1110";
```

```
wait;
end process;
end Behavioral;
```


Name	Value	0 ns		100 ns		200 ns		300 ns		400 ns		500 ns		600 ns		700 ns	
> W address[3:0]	1110	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
> ® data[6:0]	0000110	10000	11110	01000	01100	00110	00100	00000	11110	00000	00100	00010	00000	10000	01000	00000	00010

- Slow Clock




```
-- Module Name: Slow Clk - Behavioral
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Slow Clk is
    Port ( Clk_in : in STD_LOGIC;
           Clk_out : out STD_LOGIC);
end Slow Clk;
architecture Behavioral of Slow Clk is
    signal count:integer := 1;
    signal clk_status : std_logic := '0';
begin
    process (Clk in)
    begin
        if rising_edge(Clk in) then
            count <= count + 1;</pre>
            if (count = 100000000) then
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB slowclock is
-- Port ();
end TB slowclock;
architecture Behavioral of TB slowclock is
component Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end component;
       Clk_in : STD_LOGIC;
signal
signal
        Clk_out : STD_LOGIC;
begin
UUT:SLow Clk port map(Clk in,Clk out);
process begin
    Clk_in<='1';
    wait for 5 ns;
    Clk in<='0';
    wait for 5 ns;
end process;
end Behavioral;
```



- Half adder



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB_HA is
-- Port ();
end TB_HA;


architecture Behavioral of TB_HA is
COMPONENT HA
    PORT(A,B :IN STD_LOGIC;
    S,C:OUT STD_LOGIC);
END COMPONENT;

SIGNAL a,b: std_logic;
SIGNAL s,c : std_logic;
```


begin

```
UUT: HA PORT MAP (
   A=>a,
   B=>b,
   S=>s,
    C=>C
    );
   process
   begin
        a<='0';
        b<='0';
        WAIT FOR 100 ns;
        b<='1';
        WAIT FOR 100 ns;
        a<='1';
        b<='0';
        WAIT FOR 100 ns;
       b<='1';
        WAIT;
    end process;
```

end Behavioral;



- Full adder



```
-- Module Name: FA - Behavioral
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Full Adder
entity FA is
    Port (
        A : in STD LOGIC;
        B : in STD LOGIC;
        C_in : in STD LOGIC;
        S : out STD LOGIC;
        C out : out STD LOGIC
    );
end FA;
architecture Behavioral of FA is
    COMPONENT HA
        PORT (
             A : IN STD LOGIC;
             B : IN STD LOGIC;
             S : OUT STD LOGIC;
             C : OUT STD_LOGIC
    END COMPONENT;
    SIGNAL HAO S, HAO C, HA1 S, HA1 C : STD LOGIC;
begin
    HA 0 : HA port map (
        A \Rightarrow A
        B \Rightarrow B
        S \Rightarrow HA0 S,
        C => HA0 C
    );
    HA 1 : HA port map (
        A \Rightarrow HA0 S,
        B => C_in,
        S \Rightarrow HA1_S
```


```
C => HA1_C
);

S <= HA1_S;
    C_out <= HA1_C OR HA0_C;
end Behavioral;</pre>
```


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB FA is
-- Port ();
end TB FA;
architecture Behavioral of TB FA is
COMPONENT FA
    PORT(A,B,C_in :IN STD_LOGIC;
    S,C_out:OUT STD_LOGIC);
END COMPONENT;
SIGNAL a,b,c in: std logic;
SIGNAL s,c_out : std logic;
begin
UUT: FA PORT MAP (
   A=>a,
    B=>b,
    C_in=>c_in,
    S=>s,
    C_out=>c_out
    );
    process
    begin
        a<='0';
        b<='0';
        c_in<='0';</pre>
        WAIT FOR 100 ns;
        c in<='1';
        WAIT FOR 100 ns;
        b<='1';
        c in<='0';
        WAIT FOR 100 ns;
        c in<='1';
        WAIT FOR 100 ns;
        a<='1';
        b<='0';
        c in<='0';
        WAIT FOR 100 ns;
        c in<='1';
        WAIT FOR 100 ns;
        b<='1';
        c in<='0';
```

```
WAIT FOR 100 ns;
c_in<='1';
WAIT;
end process;</pre>
```

end Behavioral;



- Comparator



```
-- Module Name: comparator - Behavioral
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- comparator for comparision of two values selected by Data Bus entity comparator is
    Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
        B : in STD_LOGIC_VECTOR (3 downto 0);
```

```
A less : out STD LOGIC;
            A_equal : out STD LOGIC;
            A greater : out STD LOGIC);
end comparator;
architecture Behavioral of comparator is
signal vA equal:std logic vector (3 downto 0);
signal vA less: std logic;
begin
vA less <= '1' when (A(3)='1' and B(3)='0') else '0';
A less \leq 1' when (vA less='1' or (A(3)='1' and B(3)='1' and A(2 downto
0) < B(2 downto 0)) or (A(3)='0' and B(3)='0' and A(2 downto 0) < B(2 downto
0))) else '0';
A equal <='1' when (A=B) else '0';
A greater \leq 1' when (A(3) = 0' and B(3) = 1' or (A(3) = 1' and B(3) = 1' and
A(2 \text{ downto } 0)>B(2 \text{ downto } 0)) or (A(3)='0' \text{ and } B(3)='0' \text{ and } A(2 \text{ downto } 0)>B(2 \text{ downto } 0)>B(3)
downto 0))) else '0';
end Behavioral;
   • Unit testing and Simulation
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB FA is
-- Port ();
end TB FA;
architecture Behavioral of TB FA is
COMPONENT FA
    PORT(A,B,C in :IN STD LOGIC;
    S,C out: OUT STD LOGIC);
END COMPONENT;
SIGNAL a,b,c in: std logic;
SIGNAL s,c_out : std_logic;
begin
UUT: FA PORT MAP (
    A=>a,
    B=>b,
```

C in=>c in,

C out=>c_out

a<='0';


S=>s,


process
begin

);

```
b<='0';
   c in<='0';
   WAIT FOR 100 ns;
   c in<='1';
   WAIT FOR 100 ns;
   b<='1';
   c in<='0';
   WAIT FOR 100 ns;
   c in<='1';
   WAIT FOR 100 ns;
   a<='1';
   b<='0';
   c in<='0';
   WAIT FOR 100 ns;
   c_in<='1';</pre>
   WAIT FOR 100 ns;
   b<='1';
   c in<='0';
   WAIT FOR 100 ns;
   c in<='1';
     WAIT;
end process;
```

end Behavioral;





```
-- Module Name: RCA 4 - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RCA 4 is
    Port (
            A: in STD LOGIC VECTOR (3 downto 0);
            B:in STD LOGIC VECTOR (3 downto 0);
            OP, En : in STD LOGIC;
            S : out STD LOGIC VECTOR (3 downto 0);
           OverFlow,Zero,Carry,A_less,A_equal,A_greater : out STD_LOGIC);
end RCA_4;
architecture Behavioral of RCA 4 is
component comparator is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
          B : in STD LOGIC VECTOR (3 downto 0);
           A_less : out STD LOGIC;
          A equal : out STD LOGIC;
          A greater : out STD LOGIC);
end component;
component FA
port (
 A: in std logic;
 B: in std logic;
 C in: in std logic;
```

```
S: out std logic;
 C out: out std logic);
 end component;
 SIGNAL vA less, vA equal, vA greater, over flow, FAO S, FAO C, FAI S, FAI C,
FA2 S, FA2 C, FA3 S, FA3 C, tempB0, tempB1, tempB2, tempB3, cout : std logic;
 signal S temp : std logic vector (3 downto 0);
begin
    comparator 1:comparator port map(A,B,vA less,vA equal,vA greater);
    A less<=vA less and En;
    A equal <= vA equal and En;
    A_greater<=vA_greater and En;
    tempB0<=B(0) XOR OP;
    tempB1<=B(1) XOR OP;
    tempB2<=B(2) XOR OP;
    tempB3\leq=B(3) XOR OP;
    FA 1 : FA
    port map (
         A \Rightarrow A(0),
         B = > tempB0,
         C in => OP, -- Set to ground
         S \Rightarrow S temp(0),
         C \text{ Out } \Rightarrow FA0 C);
    FA 2 : FA
    port map (
         A => A(1),
         B \implies tempB1,
         C in \Rightarrow FA0 C,
         S \Rightarrow S temp(1),
         C Out => FA1 C);
    FA 3 : FA
    port map (
         A \Rightarrow A(2),
         B = > tempB2
         C in \Rightarrow FA1 C
         S \implies S \text{ temp (2)},
         C Out \Rightarrow FA2 C);
    FA 4 : FA
    port map (
         A \Rightarrow A(3),
         B \implies tempB3,
         C in \Rightarrow FA2 C,
         S \Rightarrow S temp(3),
         C Out => cout);
    S<=S temp;</pre>
    over flow <= cout XOR FA2 c;
    Carry <= cout;</pre>
    Zero <= not (S temp(0) or S_temp(1) or S_temp(2) or S_temp(3) or</pre>
over flow) and En;
```


```
OverFlow <= over_flow and En;
end Behavioral;</pre>
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB ALU is
-- Port ( );
end TB ALU;
architecture Behavioral of TB ALU is
component RCA 4 is
    Port (
            A: in STD LOGIC VECTOR (3 downto 0);
            B:in STD LOGIC VECTOR (3 downto 0);
            OP, En : in STD LOGIC;
           S : out STD LOGIC VECTOR (3 downto 0);
           OverFlow, Zero, Carry, A_less, A_equal, A_greater : out STD_LOGIC);
end component;
signal A : STD LOGIC VECTOR (3 downto 0);
signal B : STD LOGIC VECTOR (3 downto 0);
signal OP,En : STD LOGIC;
signal S : STD LOGIC VECTOR (3 downto 0);
signal OverFlow, Zero, Carry, A_less, A_equal, A_greater : STD_LOGIC;
begin
UUT:RCA 4 port map(A,B,OP,En,S,
OverFlow, Zero, Carry, A less, A equal, A greater);
process begin
    En<='1';
    A<="0001";
    B<="0010";
    OP<='0';
    wait for 100 ns;
    A<="1001";
    B<="1000";
    OP<='0';
    wait for 100 ns;
    A<="1101";
    B<="1110";
    OP<='0';
    wait for 100 ns;
    A<="0001";
    B<="0010";
    OP<='1';
    wait for 100 ns;
```

```
A<="1001";
    B<="1000";
    OP<='1';
    wait for 100 ns;
    En<='0';
    wait for 100 ns;
    En<='1';
    A<="1101";
    B<="1110";
    OP<='1';
    wait for 100 ns;
    A<="0000";
    B<="0111";
    wait for 100 ns;
    A<="0100";
    B<="0011";
    wait;
    wait;
end process;
end Behavioral;
```




- Tri State Buffer - 4 bit




```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TBuff_4bit_n is
-- Port ();
end TBuff 4bit n;
architecture Behavioral of TBuff 4bit n is
component TBuffer 2 1 4Bit is
    Port ( B : in STD LOGIC VECTOR (3 downto 0);
           C : in STD LOGIC;
           O : out STD LOGIC VECTOR (3 downto 0));
end component;
signal B,O : std logic vector(3 downto 0);
signal C:std logic;
begin
UUT:TBuffer_2_1_4Bit port map(B,C,O);
process begin
B<="11111";
C<='1';
```


```
wait for 100 ns;
C<='0';
wait for 100 ns;
C<='1';
wait;
end process;
end Behavioral;</pre>
```




- Tri State Buffer (Inverted) – 4 bit



```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Tbuff_4bit_invert is
-- Port ();
end Tbuff 4bit invert;
architecture behavioral of Tbuff 4bit invert is
component TBuffer_2_1_4Bit_I is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           C : in STD LOGIC;
           0 : out STD_LOGIC_VECTOR (3 downto 0));
end component;
signal A,O : std_logic_vector(3 downto 0);
signal C:std logic;
begin
UUT:TBuffer_2_1_4Bit_I port map(A,C,O);
process begin
A<="1111";
C<='1';
wait for 100 ns;
C<='0';
wait for 100 ns;
C<='1';
wait;
end process;
end Behavioral;
```




- 2×1 Multiplexer




```
-- Module Name: Mux 2 1 - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- 2 way mux using two inverted and normal signal controlled tri state
buffers
entity Mux 2 1 is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           C : in STD LOGIC;
           O : out STD LOGIC VECTOR (3 downto 0));
end Mux 2 1;
architecture Behavioral of Mux 2 1 is
component TBuffer 2 1 4Bit I is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           C : in STD LOGIC;
           0 : out STD_LOGIC_VECTOR (3 downto 0));
end component;
component TBuffer 2 1 4Bit is
    Port ( B : in STD LOGIC VECTOR (3 downto 0);
           C : in STD LOGIC;
           O : out STD LOGIC VECTOR (3 downto 0));
end component;
signal A out, B out:STD LOGIC VECTOR (3 downto 0);
begin
TBuffer_2_1_4Bit_I_0: TBuffer_2_1_4Bit_I port map(A,C,A_out);
TBuffer 2 1 4Bit 0: TBuffer 2 1 4Bit PORT MAP(B,C,B out);
0 <= A out;</pre>
```

```
0 <= B_out;
end Behavioral;</pre>
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Tbuffer MUX 2 1 is
-- Port ();
end TB Tbuffer MUX 2 1;
architecture Behavioral of TB Tbuffer MUX 2 1 is
component Mux 2 1 is
    Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           C : in STD LOGIC;
           0 : out STD_LOGIC_VECTOR (3 downto 0));
end component;
signal A : STD LOGIC VECTOR (3 downto 0);
signal B : STD LOGIC VECTOR (3 downto 0);
signal C : STD LOGIC;
signal 0 : STD LOGIC VECTOR (3 downto 0);
begin
UUT:Mux 2 1 port map(A,B,C,O);
process begin
A<="1011";
B<="11111";
C<='1';
wait for 200 ns;
C<='0';
wait for 200 ns;
C<='1';</pre>
wait;
end process;
end Behavioral;
```



- 8×1 Multiplexer




```
-- Module Name: Mux 8 to 1 - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.all;
-- 8 way mux using 2 way bux all in 4 bits
entity Mux 8 to 1 is
    Port ( S : in STD LOGIC VECTOR (2 downto 0);
           D0,D1,D2,D3,D4,D5,D6,D7 : in std logic vector (3 downto 0);
           Y : out STD LOGIC vector(3 downto 0));
end Mux_8_to_1;
architecture Behavioral of Mux_8_to_1 is
component Mux 2 1 is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           C : in STD LOGIC;
           O : out STD LOGIC VECTOR (3 downto 0));
end component;
SIGNAL d12, d23, d45, d67, p, q:STD LOGIC VECTOR(3 DOWNTO 0);
begin
Mux 2 1 A:Mux 2 1
```

```
port map(D0,D1,S(0),d12);
Mux 2 1 B:Mux 2 1
    port map(D2,D3,S(0),d23);
Mux 2 1 C:Mux 2 1
        port map(D4,D5,S(0),d45);
Mux 2 1 D:Mux 2 1
        port map(D6,D7,S(0),d67);
Mux 2 1 E:Mux 2 1
        port map(d12,d23,S(1),p);
Mux_2_1_F:Mux_2_1
        port map(d45,d67,S(1),q);
Mux 2 1 G:Mux 2 1
        port map(p,q,S(2),Y);
end Behavioral;


    Unit testing and Simulation

library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB MUX is
-- Port ( );
end TB MUX;
architecture Behavioral of TB MUX is
component Mux 8 to 1 is
    Port ( S : in STD LOGIC VECTOR (2 downto 0);
           D0,D1,D2,D3,D4,D5,D6,D7 : in std logic vector (3 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC vector(3 downto 0));
end component;
signal s:STD LOGIC VECTOR (2 downto 0);
signal D0,D1,D2,D3,D4,D5,D6,D7,Y:STD LOGIC VECTOR (3 downto 0);
signal EN:STD LOGIC;
begin
UUT:Mux 8 to 1 port map(s,D0,D1,D2,D3,D4,D5,D6,D7,EN,Y);
process begin
    EN<='1';
    s<="000";
    D0<="0001";
    D1<="0010";
    D2<="0011";
    D3<="0100";
    D4<="0101";
```

```
D5<="0110";
    D6<="0111";
    D7<="1000";
    wait for 100 ns;
    s<="001";
    wait for 100 ns;
    s<="010";
    wait for 100 ns;
    s<="011";
    wait for 100 ns;
    s<="100";
    wait for 100 ns;
    s<="101";
    wait for 100 ns;
    s<="110";
    wait for 100 ns;
    s<="111";
wait;
end process;
end Behavioral;
```



- Mux Selector



```
-- Module Name: Mux Selector - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Use Regester select signal for A and B Register and get value
entity Data Bus is
    Port ( Data0 : in STD LOGIC VECTOR (3 downto 0);
           Data1 : in STD LOGIC VECTOR (3 downto 0);
           Data2 : in STD_LOGIC_VECTOR (3 downto 0);
           Data3 : in STD LOGIC VECTOR (3 downto 0);
           Data4 : in STD LOGIC VECTOR (3 downto 0);
           Data5 : in STD LOGIC VECTOR (3 downto 0);
           Data6 : in STD LOGIC VECTOR (3 downto 0);
           Data7 : in STD_LOGIC_VECTOR (3 downto 0);
           Reg A : in STD LOGIC VECTOR (2 downto 0);
           Reg_B : in STD_LOGIC_VECTOR (2 downto 0);
           Reg_JMP : out STD_LOGIC_vector (3 downto 0);
           A : out STD_LOGIC_VECTOR (3 downto 0);
           B : out STD LOGIC VECTOR (3 downto 0));
end Data Bus;
architecture Behavioral of Data Bus is
component Mux 8 to 1 is
    Port ( S : in STD LOGIC VECTOR (2 downto 0);
           D0,D1,D2,D3,D4,D5,D6,D7 : in std logic vector (3 downto 0);
           Y : out STD LOGIC vector(3 downto 0));
end component;
signal register A:std logic vector (3 downto 0);
begin
```


```
Mux_8_to_1_A:Mux_8_to_1 port
map(Reg_A,Data0,Data1,Data2,Data3,Data4,Data5,Data6,Data7,register_A);
    Mux_8_to_1_B:Mux_8_to_1 port
map(Reg_B,Data0,Data1,Data2,Data3,Data4,Data5,Data6,Data7,B);
    A <= register_A;
    Reg_JMP <= register_A;
end Behavioral;</pre>
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB MUXselector is
-- Port ();
end TB MUXselector;
architecture Behavioral of TB MUXselector is
component Data Bus is
    Port ( Data0 : in STD LOGIC VECTOR (3 downto 0);
           Data1 : in STD LOGIC VECTOR (3 downto 0);
           Data2 : in STD LOGIC VECTOR (3 downto 0);
           Data3 : in STD_LOGIC_VECTOR (3 downto 0);
           Data4 : in STD LOGIC VECTOR (3 downto 0);
           Data5 : in STD LOGIC VECTOR (3 downto 0);
          Data6 : in STD LOGIC VECTOR (3 downto 0);
          Data7 : in STD LOGIC VECTOR (3 downto 0);
          Reg A : in STD LOGIC VECTOR (2 downto 0);
           Reg B : in STD LOGIC VECTOR (2 downto 0);
           Reg_JMP : out STD_LOGIC_vector (3 downto 0);
           A : out STD_LOGIC_VECTOR (3 downto 0);
           B : out STD LOGIC VECTOR (3 downto 0));
end component;
signal Data0 : STD LOGIC VECTOR (3 downto 0);
signal Data1 : STD LOGIC VECTOR (3 downto 0);
signal Data2 : STD LOGIC VECTOR (3 downto 0);
signal Data3 : STD LOGIC VECTOR (3 downto 0);
signal Data4 : STD LOGIC VECTOR (3 downto 0);
signal Data5 : STD LOGIC VECTOR (3 downto 0);
signal Data6 : STD LOGIC VECTOR (3 downto 0);
signal Data7 : STD LOGIC VECTOR (3 downto 0);
signal Reg_A : STD_LOGIC_VECTOR (2 downto 0);
signal Reg B : STD LOGIC VECTOR (2 downto 0);
signal Reg JMP : STD LOGIC vector (3 downto 0);
signal A : STD LOGIC VECTOR (3 downto 0);
signal B : STD LOGIC VECTOR (3 downto 0);
begin
UUT: Data Bus port
map(Data0, Data1, Data2, Data3, Data4, Data5, Data6, Data7, Reg_A, Reg_B, Reg_JMP, A, B);
process begin
```

```
Data0<="0001";
Data1<="0010";
Data2<="0011";
Data3<="0100";
Data4<="0101";
Data5<="0110";
Data6<="0111";
Data7<="1000";
Reg A<="000";
wait for 100 ns;
Reg B<="001";
wait for 100 ns;
Reg A<="010";
Reg_B<="011";</pre>
wait for 100 ns;
Reg A<="101";
Reg_B<="111";</pre>
wait for 100 ns;
Reg A<="101";
Reg B<="111";
end process;
end Behavioral;
```



- Register




```
-- Module Name: Reg - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Reg is
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
          En : in STD LOGIC;
          Clk : in STD LOGIC;
           Q : out STD LOGIC VECTOR (3 downto 0));
end Reg;
architecture Behavioral of Reg is
begin
    -- Process triggered by the clock signal
   process (Clk)
    begin
        if (rising_edge(Clk)) then -- Check for rising edge of the clock
            if En = '1' then
                                   -- Check if enable signal is active
                Q <= D;
                                   -- Transfer input D to output Q
            end if;
        end if;
    end process;
end Behavioral;
```


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB_REG is
-- Port ();
end TB_REG;

architecture Behavioral of TB_REG is
COMPONENT Reg is
    Port ( D : in STD_LOGIC_VECTOR (3 downto 0);
        En : in STD_LOGIC;
        Clk : in STD_LOGIC;
```

```
Q : out STD LOGIC VECTOR (3 downto 0));
end COMPONENT;
COMPONENT Slow Clk is
    Port ( Clk_in : in STD_LOGIC;
           Clk out : out STD LOGIC);
end COMPONENT;
SIGNAL D : STD LOGIC VECTOR (3 downto 0);
SIGNAL En : STD LOGIC;
SIGNAL Clk_in,Clk_out: STD_LOGIC;
SIGNAL Q : STD LOGIC VECTOR (3 downto 0);
begin
UUT:Reg PORT MAP(D,En,Clk_out,Q);
UUT1:Slow_Clk PORT MAP(Clk_in,Clk_out);
PROCESS BEGIN
Clk in<='1';
wait for 3 ns;
Clk in<='0';
wait for 3 ns;
end process;
process begin
D<="1001";
En<='1';
wait for 100 ns;
En<='0';
wait for 100 ns;
D<="11111";
En<='1';
wait for 100 ns;
En<='0';
END PROCESS;
end Behavioral;
```




- 2 to 4 Decoder




```
-- Module Name: Decoder_2_to_4 - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Decoder 2 to 4 is
    Port (
        I : in STD_LOGIC_VECTOR(1 downto 0); -- Input signal
        EN : in STD LOGIC;
                                               -- Enable signal
        Y : out STD LOGIC VECTOR (3 downto 0) -- Output signals
    );
end Decoder 2 to 4;
architecture Behavioral of Decoder 2 to 4 is
begin
    -- Decode input I based on EN signal to produce a 4-bit output
    Y(0) \leftarrow (NOT I(0)) AND (NOT I(1)) AND EN; -- Active when I = "00" and EN
is high
    Y(1) \le I(0) AND (NOT I(1)) AND EN; -- Active when I = "01" and EN
is high
    Y(2) \leftarrow (NOT I(0)) AND I(1) AND EN;
                                              -- Active when I = "10" and EN
is high
                                               -- Active when I = "11" and EN
    Y(3) \leftarrow I(0) AND I(1) AND EN;
is high
end Behavioral;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Dec2to4 is
-- Port ();
end TB Dec2to4;
architecture Behavioral of TB Dec2to4 is
component Decoder 2 to 4 is
    Port (
        I : in STD LOGIC VECTOR(1 downto 0); -- Input signal
        EN : in STD LOGIC;
                                                -- Enable signal
        Y : out STD LOGIC VECTOR (3 downto 0) -- Output signals
    );
end component;
signal I : STD LOGIC VECTOR(1 downto 0);
signal EN : STD LOGIC;
signal Y : STD LOGIC VECTOR(3 downto 0);
begin
UUT:Decoder_2_to_4 port map(I,EN,Y);
process begin
I<="00";
EN<= '0';
WAIT FOR 100 NS;
EN<='1';
WAIT FOR 100 NS;
I<="01";</pre>
WAIT FOR 100 NS;
I<="10";</pre>
WAIT FOR 100 NS;
I<="11";</pre>
WAIT FOR 100 NS;
I<="00";</pre>
EN<= '0';
wait:
end process;
end Behavioral;
```



- 3 to 8 Decoder



```
-- Module Name: Decoder 3 to 8 - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Decoder 3 to 8 is
    Port (
        I : in STD_LOGIC_VECTOR (2 downto 0); -- 3-bit input
        EN : in STD LOGIC;
                                                -- Enable input
        Y: out STD LOGIC VECTOR (7 downto 0) -- 8-bit output
end Decoder 3 to 8;
architecture Behavioral of Decoder 3 to 8 is
COMPONENT Decoder_2_to_4
    PORT(I:IN STD LOGIC VECTOR;
    EN: IN STD LOGIC;
    Y: OUT STD LOGIC VECTOR);
END COMPONENT;
signal IO, I1 : STD LOGIC VECTOR(1 downto 0); -- Signals for the inputs of
the nested decoders
signal Y0, Y1 : STD LOGIC VECTOR (3 downto 0); -- Signals for the outputs of
the nested decoders
                                                -- Enable signals for the
signal en0, en1, I2 : STD LOGIC;
nested decoders and intermediate bit signal
begin
    Decode 2 to 4 0 : Decoder 2 to 4
        port map (
            I \Rightarrow I0,
            EN = > en0,
            Y => Y0
    Decode_2_to_4_1 : Decoder_2_to_4
        port map(
```

```
I => I1,
EN => en1,
Y => Y1
);


-- Assignments for enable signals and connecting inputs to outputs
en0 <= NOT(I(2)) AND EN;
en1 <= I(2) AND EN;
I0 <= I(1 downto 0);
I1 <= I(1 downto 0);
I2 <= I(2);
Y(3 downto 0) <= Y0;
Y(7 downto 4) <= Y1;
end Behavioral;</pre>
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB DEC3TO8 is
-- Port ( );
end TB DEC3TO8;
architecture Behavioral of TB DEC3T08 is
COMPONENT Decoder_3_to_8 is
    Port (
        I : in STD LOGIC VECTOR (2 downto 0); -- 3-bit input
                                                 -- Enable input
        EN : in STD LOGIC;
        Y : out STD LOGIC VECTOR (7 downto 0) -- 8-bit output
    );
end COMPONENT;
SIGNAL I : STD LOGIC VECTOR (2 downto 0);
SIGNAL EN : STD LOGIC;
SIGNAL Y : STD_LOGIC_VECTOR (7 downto 0);
UUT:Decoder 3 to 8 PORT MAP(I,EN,Y);
PROCESS BEGIN
I<="000";</pre>
EN<= '0';
WAIT FOR 100 NS;
EN<='1';
WAIT FOR 100 NS;
I<="001";</pre>
WAIT FOR 100 NS;
I<="010";</pre>
WAIT FOR 100 NS;
I<="011";
WAIT FOR 100 NS;
I<="100";</pre>
WAIT FOR 100 NS;
I<="101";
WAIT FOR 100 NS;
I<="110";
```

```
WAIT FOR 100 NS;
I<="111";
END PROCESS;
end Behavioral;</pre>
```

Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns
> W I[2:0]	1		,	1	2	3	-4	-3	-2	X
™ EN	1									
> 🛂 Y[7:0]	2	0	1	2	4	8	16	32	64	0

- Register Bank




```
-- Module Name: Reg Bank - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.all;
entity Reg Bank is
    Port ( Clk : in STD LOGIC;
           Reset : in STD LOGIC;
           Reg En : in STD LOGIC VECTOR (2 downto 0);
           Data: in STD LOGIC VECTOR (3 downto 0);
           Data Out0 : out STD LOGIC VECTOR (3 downto 0);
           Data Out1 : out STD LOGIC VECTOR (3 downto 0);
           Data Out2 : out STD LOGIC VECTOR (3 downto 0);
           Data Out3 : out STD LOGIC VECTOR (3 downto 0);
           Data Out4 : out STD LOGIC VECTOR (3 downto 0);
           Data Out5 : out STD LOGIC VECTOR (3 downto 0);
           Data_Out6 : out STD_LOGIC_VECTOR (3 downto 0);
           Data Out7 : out STD LOGIC VECTOR (3 downto 0));
end Reg Bank;
architecture Behavioral of Reg Bank is
component Reg is
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           En : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC VECTOR (3 downto 0));
end component;
component Decoder 3 to 8 is
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC VECTOR (7 downto 0));
end component;
signal Dec out : STD LOGIC VECTOR (7 downto 0);
signal En0,En1,En2,En3,En4,En5,En6,En7 : std logic;
signal vData, vData Out7 : std logic vector (3 downto 0);
begin
-- Assign 0000 in all register when reset button pushed
vData<= "0000" when (Reset='1') else Data;
En0<= '1' when (Reset='1') else '0';
En1<='1' when (Reset='1') else Dec out(1);
En2 \le 1' when (Reset='1') else Dec out (2);
En3<='1' when (Reset='1') else Dec out(3);
En4 \leftarrow 1' when (Reset='1') else Dec out(4);
En5<='1' when (Reset='1') else Dec out(5);
En6 \le 1' when (Reset='1') else Dec out (6);
En7 \leftarrow 1' when (Reset='1') else Dec out(7);
Decoder 3 to 80:Decoder 3 to 8 port map(Reg En, '1', Dec out);
Reg0:Reg port map(vData,En0,Clk,Data Out0);
Reg1:Reg port map(vData,En1,Clk,Data Out1);
Reg2:Reg port map(vData,En2,Clk,Data Out2);
```

```
Reg3:Reg port map(vData,En3,Clk,Data_Out3);
Reg4:Reg port map(vData,En4,Clk,Data_Out4);
Reg5:Reg port map(vData,En5,Clk,Data_Out5);
Reg6:Reg port map(vData,En6,Clk,Data_Out6);
Reg7:Reg port map(vData,En7,Clk,vData_Out7);
-- output R7 register for used in led seveng segment display Data_Out7<=vData_Out7;</pre>
end Behavioral;
```


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Req Bank is
-- Port ();
end TB Reg Bank;
architecture Behavioral of TB Reg Bank is
component Reg Bank is
    Port ( Clk : in STD LOGIC;
           Reset : in STD LOGIC;
           Reg En : in STD LOGIC VECTOR (2 downto 0);
           Data : in STD LOGIC VECTOR (3 downto 0);
           Data_Out0 : out STD_LOGIC_VECTOR (3 downto 0);
           Data Out1 : out STD LOGIC VECTOR (3 downto 0);
           Data Out2 : out STD LOGIC VECTOR (3 downto 0);
           Data Out3 : out STD LOGIC VECTOR (3 downto 0);
           Data Out4 : out STD LOGIC VECTOR (3 downto 0);
           Data Out5 : out STD LOGIC VECTOR (3 downto 0);
           Data Out6 : out STD LOGIC VECTOR (3 downto 0);
           Data Out7 : out STD LOGIC VECTOR (3 downto 0));
end component;
component Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end component;
signal regen: std logic vector (2 downto 0);
signal data , out0,out1,out2,out3,out4,out5,out6,out7 : std logic vector(3
downto ();
signal clk in,clk out,Reset : std logic;
begin
UUT sc:Slow_Clk port map(clk_in,clk_out);
UUT rb:Reg Bank port
map(clk out, Reset, regen, data, out0, out1, out2, out3, out4, out5, out6, out7);
process begin
clk in<='1';
wait for 3 ns;
clk in<='0';
wait for 3 ns;
end process;
```

```
process begin
Reset<='1';
wait for 100 ns;
Reset<='0';
wait for 100 ns;
Data<="1010";
regen<="000";
wait for 100 ns;
regen<="001";
wait for 100 ns;
regen<="010";
wait for 100 ns;
regen<="011";
wait for 100 ns;
regen<="100";
wait for 100 ns;
regen<="101";
wait for 100 ns;
regen<="110";
wait for 100 ns;
regen<="111";
wait;
```






- Load Selector MUX




```
-- Module Name: MUX 2 way 4 - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- 2 way 4 bit mux as load selector
entity MUX_2_way_4 is
    Port (
        Immediate : in STD LOGIC VECTOR (3 downto 0); -- Immediate input
data
        Result : in STD LOGIC VECTOR (3 downto 0);
                                                      -- Result input data
        L_Sel : in STD_LOGIC;
                                                        -- Selector input
        Data Out : out STD LOGIC VECTOR (3 downto 0) -- Output data
    );
end MUX_2_way_4;
architecture Behavioral of MUX 2 way 4 is
    -- Logic to determine output based on selector L Sel
begin
    Data Out(0) <= (not L Sel and Result(0)) or (L Sel and Immediate(0));
    Data_Out(1) <= (not L_Sel and Result(1)) or (L_Sel and Immediate(1));</pre>
    Data_Out(2) <= (not L_Sel and Result(2)) or (L_Sel and Immediate(2));
    Data Out(3) <= (not L Sel and Result(3)) or (L Sel and Immediate(3));
end Behavioral;
```

• Unit testing and Simulation

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB MUX 4 T Buf is
-- Port ();
end TB MUX 4 T Buf;
architecture Behavioral of TB MUX 4 T Buf is
component MUX 2 way 4 is
    Port ( Immediate : in STD_LOGIC_VECTOR (3 downto 0);
           Result : in STD_LOGIC_VECTOR (3 downto 0);
           L Sel : in STD LOGIC;
           Data Out : out STD LOGIC VECTOR (3 downto 0));
end component;
signal A,B : STD LOGIC VECTOR (3 downto 0);
signal C : STD LOGIC;
signal O : STD LOGIC VECTOR (3 downto 0); -- Initialize O
begin
UUT: MUX 2 way 4 port map(Immediate=>A,Result => B, L Sel => C, Data Out =>
process
begin
    A<="1010";
    B<="1110";
    C<='1';
    wait for 500 ns;
    C<='0';
    wait;
end process;
end Behavioral;
```



- Instruction Decoder



```
-- Module Name: Instruction Dec - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric_std.all;
entity Instruction Dec is
    Port ( Ins : in STD LOGIC VECTOR (13 downto 0);
           Reg JMP : in STD LOGIC VECTOR (3 downto 0);
           L Sel : out STD LOGIC;
           Immediate : out STD LOGIC VECTOR (3 downto 0);
           Reg Sel A : out STD LOGIC VECTOR (2 downto 0);
           Reg Sel B : out STD LOGIC VECTOR (2 downto 0);
           A S Sel : out STD LOGIC;
           Reg_En : out STD_LOGIC_VECTOR (2 downto 0);
           JMP F : out STD LOGIC;
           JMP Add : out STD LOGIC VECTOR (2 downto 0);
           A S En: out std logic);
end Instruction Dec;
architecture Behavioral of Instruction_Dec is
signal insts:std logic vector(3 downto 0);
signal regA, regB:std logic vector(2 downto 0);
--signal value:std logic vector(3 downto 0);
```


```
signal
vJMP F,v1L Sel,v2L Sel,default L Sel,v1A S Sel,v2A S Sel,v3A S Sel:std logic;
signal vReg En, default vector, vReg Sel B, vReg Sel A:std logic vector (2 downto
0);
begin
    -- Decode the instruction
    Immediate <= Ins(3 downto 0); -- This is always directly decoded from Ins
    insts <= Ins(13 downto 10); --OP_code extraction</pre>
    regA <= Ins(9 downto 7); -- Register A signal extraction</pre>
    Reg En<=regA;</pre>
                               -- Register enable output extraction
 -- Load selector between immediate and Adder/Subtractor output
    -- Load selector ''0' output selection
    v1L Sel<=not(insts(3) or insts(2) or insts(1)) or ( not(insts(3) or</pre>
insts(1) or insts(0)) and insts(2) );
    -- Undefine Load selector output when not '0' using undefined signal
    v2L Sel<=not v1L Sel when (v1L Sel='1') else default L Sel;
    -- Assign '1' to load selector for suitable operations. So It will only
output '1' and '0' for prefered instructions and undefined at other
instructions
    L Sel <= insts(1) and not (insts(3) or insts(2) or insts(0))
when (insts(1)='1' and insts(3)='0' and insts(2)='0' and insts(0)='0') else
v2L Sel;
 -- JMP Flag output
    JMP F <= ( NOT(insts(3)) AND not insts(2) AND insts(1) AND (insts(0)) AND</pre>
( NOT ( Reg_JMP(3) or Reg_JMP(2) or Reg_JMP(1) or Reg_JMP(0) ))) OR (not
insts(3) AND insts(2) AND insts(1) AND NOT(insts(0)));
 -- JMP Address get by last 3 bits
    JMP Add<=Ins(2 downto 0);</pre>
 -- RegSel A output to give to Register select from register bank to give
input to Adder/Subtractor
    vReg Sel A<="000" when ((not(insts(3) or insts(2) or insts(1)) and</pre>
insts(0))='1') else default vector;
    Reg Sel A <= regA when (NOT insts(3) AND (( not insts(1) and not
insts(0)) or (not insts(2) and insts(1) and insts(0) ) ))='1' else vReg Sel A;
 -- Reg Selector for B
    -- Get regA or undefined to a signal. For RegA for RegA selecting moments
and others as undefined
    vReg Sel B<=regA when (NOT(insts(3)) AND NOT(insts(2)) AND NOT insts(1)</pre>
AND (insts(0)))='1' else default vector;
    -- Get regB or regA or undefined as suitable
    Reg Sel B <=regB when (NOT(insts(3)) AND NOT(insts(1)) AND NOT(insts(0))
AND (insts(2) or not insts(2)))='1' else vReg Sel B;
 --Adder Subtractor Selector
    v1A S Sel \leq not (insts(3) or insts(2) or insts(1) or insts(0));
    v2A S Sel<= not v1A S Sel when (v1A S Sel='1') else default L Sel;
    v3A S Sel <= (NOT(insts(3)) AND NOT(insts(1)) and (insts(2) xor
insts(0));
    A S Sel<= v3A S Sel when (v3A S Sel='1') else v2A S Sel;
    A S En<=NOT(insts(3) or insts(1) or insts(0));
```

```
end Behavioral;
```


Unit testing and Simulation

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Ins is
-- Port ();
end TB Ins;
architecture Behavioral of TB Ins is
component Instruction Dec is
    Port ( Ins : in STD LOGIC VECTOR (13 downto 0);
           Reg JMP : in STD LOGIC VECTOR (3 downto 0);
           L Sel : out STD LOGIC;
           Immediate : out STD LOGIC VECTOR (3 downto 0);
           Reg Sel A : out STD LOGIC VECTOR (2 downto 0);
           Reg Sel B : out STD LOGIC VECTOR (2 downto 0);
           A S Sel : out STD LOGIC;
           Reg_En : out STD_LOGIC_VECTOR (2 downto 0);
           JMP F : out STD LOGIC;
           JMP Add : out STD LOGIC VECTOR (2 downto 0));
end component;
signal Ins:STD LOGIC VECTOR (13 downto 0);
signal Reg_En,Reg_Sel_A,Reg_Sel_B,JMP_Add:STD LOGIC VECTOR (2 downto 0);
signal Immediate,Reg JMP:STD LOGIC VECTOR (3 downto 0);
signal JMP F,L Sel,A S Sel:STD LOGIC;
begin
UUT: Instruction Dec port
map(Ins=>Ins, A S Sel=>A S Sel, L Sel=>L Sel, Reg JMP=>Reg JMP, Reg En=>Reg En, Im
mediate=>Immediate,Reg Sel A=>Reg Sel B=>Reg Sel B,JMP F=>JMP F,JMP
Add=>JMP Add);
process begin
    Ins<="00101010000110";
    wait for 100 ns;
    Ins<="00101111010001";</pre>
    wait for 100 ns;
    Ins<="00101100000100";</pre>
    wait for 100 ns;
    Ins<="00001111100000";
    wait for 100 ns;
    Reg JMP<="0000";
    Ins<="001111110000001";</pre>
    wait for 100 ns;
    Ins<="00100000000001";</pre>
    wait for 100 ns;
    Ins<="00001110000000";
    wait for 100 ns;
    Ins<="01001111000000";</pre>
    wait for 100 ns;
    Ins<="01010000000000";</pre>
    wait for 100 ns;
    Ins<="01100000000100";</pre>
```

```
wait for 100 ns;
end process;
end Behavioral;
```



- Program ROM



```
-- Module Name: Program Rom - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.all;
entity Program Rom is
   Port ( M Sel : in STD LOGIC VECTOR (2 downto 0);
          Ins : out STD LOGIC VECTOR (13 downto 0));
end Program Rom;
architecture Behavioral of Program Rom is
              Instructions
-- NAME OP CODE REG A REG B VALUE Description
-- movi 0010 111 000 1010 Move value to Register A
-- add
         0000 111 101 0000
                                Final result will be saved in Register A
-- neg
         0001 111
                   000 0000
                                Negative in two's complement is stored in
Register A
        0011 111 000 0101
                                If Register A's value is Zero then jump to
-- JZR
instruction given by last 3 bit
-- sub 0100 111 101 0000
                                Subtract Register B's value from Register A
and stored in Register A
-- NOP
      0101 000 000 0000 Pass clock cycle and do nothing
```

```
-- JMP \, 0110 \, 000 \, 000 \, 0111 \, Jump to the instruction given by last 3
bits
type rom type is array (0 to 7) of std logic vector(13 downto 0);
signal Instruction ROM : rom type := (
 "0010000000111", -- 000
"00101110000101", -- 001
 "00001110000000", -- 010
 "0010000001001", -- 011
                   -- 100
 "00101110001011",
 "00001110000000", -- 101
 "01010000000110", -- 110
 "00100110001001"); -- 111
begin
Ins<=Instruction ROM(to integer(unsigned(M Sel)));</pre>
end Behavioral;
```


Unit testing and Simulation

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB programrom is
-- Port ();
end TB programrom;
architecture Behavioral of TB programrom is
component Program Rom is
    Port ( M Sel : in STD LOGIC VECTOR (2 downto 0);
           Ins : out STD LOGIC VECTOR (13 downto 0));
end component;
signal M Sel:std logic vector(2 downto 0);
signal Ins:std logic vector(13 downto 0);
UUT:Program_Rom port map(M_Sel,Ins);
process begin
M Sel<="000";
wait for 100 ns;
M Sel<="001";
wait for 100 ns;
M Sel<="010";
wait for 100 ns;
M Sel<="011";
wait for 100 ns;
M Sel<="100";
wait for 100 ns;
M Sel<="101";
wait for 100 ns;
M Sel<="110";
wait for 100 ns;
M Sel<="111";
wait for 100 ns;
M Sel<="001";
wait for 100 ns;
```

```
end process;
end Behavioral;
```

Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns
> W M_Sel[2:0]	001	000	001	010	011	100	101	110	111	001
> W Ins[13:0]	0010001	001000000000	001000100000	001011100000	000011100000	000011100100	000111100000	001101000000	001001110010	001000100000


- Tri State Buffer – 3bit




• Unit testing and Simulation

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB_Tri_normal is
-- Port ();
end TB Tri normal;
```

```
architecture Behavioral of TB Tri normal is
component TBuffer 3 Bit is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           C : in STD LOGIC;
           O : out STD LOGIC VECTOR (2 downto 0));
end component;
signal A,O:STD LOGIC VECTOR (2 downto 0);
signal C:std logic;
begin
UUT:TBuffer 3 Bit port map(A,C,O);
process begin
    A<="111";
    C<='1';
    wait for 100 ns;
    A<="101";
    C<='0';
    wait;
end process;
end Behavioral;
```



- Tri State Buffer (Inverted) – 3bit



```
end TBuffer 3 Bit I;
architecture Behavioral of TBuffer 3 Bit I is
signal c invert:std logic;
begin
      c invert <= not C;</pre>
      0 <=B when (c invert='1') else "ZZZ";</pre>
end Behavioral;
   • Unit testing and Simulation
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB Tri Invert is
-- Port ( );
end TB Tri Invert;
architecture Behavioral of TB Tri Invert is
component TBuffer_3_Bit_I is
    Port ( B : in STD_LOGIC_VECTOR (2 downto 0);
           C : in STD LOGIC;
           O : out STD LOGIC VECTOR (2 downto 0));
end component;
signal A,O:STD_LOGIC_VECTOR (2 downto 0);
signal C:std logic;
begin
UUT:TBuffer 3 Bit I port map(A,C,O);
process begin
    A<="111";
    C<='1';
    wait for 200 ns;
    A<="101";
    C<='0';
    wait for 200 ns;
end process;
```


C : in STD LOGIC;

O : out STD LOGIC VECTOR (2 downto 0));

Name	Value	0 ns	200 ns	400 ns	600 ns
> W A[2:0]	101	111	101	111	101
> W O[2:0]	101	222	101	222	101
T₫ C	0				

end Behavioral;


- 2×1 Multiplexer – 3 bit




```
-- Module Name: TBuffer 2 way 3 - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- 2 way mux using 2 tri state buffers
entity TBuffer_2_way_3 is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           B : in STD_LOGIC_VECTOR (2 downto 0);
           C : in STD LOGIC;
           O : out STD LOGIC VECTOR (2 downto 0));
end TBuffer 2 way 3;
architecture Behavioral of TBuffer 2 way 3 is
-- Non inverted control tristate buffer to output the same input under '1'
signal
component TBuffer_3_Bit is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           C : in STD LOGIC;
           O : out STD LOGIC VECTOR (2 downto 0));
end component;
-- Inverted control tristate buffer to output the same input under '0' signal
component TBuffer_3_Bit_I is
    Port ( B : in STD LOGIC VECTOR (2 downto 0);
           C : in STD LOGIC;
           O : out STD LOGIC VECTOR (2 downto 0));
end component;
signal A_out,B_out:STD_LOGIC_VECTOR (2 downto 0);
begin
TBuffer 3 Bit 1:TBuffer 3 Bit port map(B,C,B out);
TBuffer 3 Bit I 1:TBuffer 3 Bit I PORT MAP (A,C,A out);
O<= A out;
O<= B out;</pre>
end Behavioral;
```

Unit testing and Simulation

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB tristate is
-- Port ();
end TB tristate;
architecture Behavioral of TB tristate is
component TBuffer 2 way 3 is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           B : in STD_LOGIC_VECTOR (2 downto 0);
           C : in STD_LOGIC;
           O : out STD LOGIC VECTOR (2 downto 0));
end component;
signal A,B : STD LOGIC VECTOR (2 downto 0);
signal C : STD LOGIC;
signal 0 : STD LOGIC VECTOR (2 downto 0); -- Initialize 0
UUT: TBuffer_2_way_3 port map(A=>A,B=>B,C=>C,O=>O);
process
begin
A<="101";
B<="111";
C<='1';
wait for 500 ns;
C<='0';
wait;
end process;
end Behavioral;
```



- Ripple Carry Adder - 3 bit



```
-- Module Name: RCA 3 - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Ripple carry adder that capable of adding 3 bit number
-- Used for incrementing instruction counter signal
entity RCA_3 is
    Port ( A : in STD_LOGIC_VECTOR (2 downto 0);
           S : out STD LOGIC VECTOR (2 downto 0);
           C out : out STD LOGIC);
end RCA 3;
architecture Behavioral of RCA 3 is
-- Full adders used for creating RCA
component FA
port (
 A: in std logic;
 B: in std logic;
 C in: in std logic;
 S: out std_logic;
 C out: out std logic);
 end component;
 SIGNAL FA0_S, FA0_C, FA1_S, FA1_C, FA2_S, FA2_C : std_logic;
begin
    FA 1 : FA
    port map (
    A \Rightarrow A(0),
    B => '1', -- Incrementing step
```

```
C in \Rightarrow '0', -- Set to ground
 S \Rightarrow S(0),
 C \text{ Out } \Rightarrow FA0 C);
 FA 2 : FA
 port map (
 A => A(1),
 B => '0',
 C in \Rightarrow FA0 C,
 S \Rightarrow S(1),
 C Out => FA1 C);
 FA 3 : FA
 port map (
 A \Rightarrow A(2),
 B => '0',
 C_in => FA1_C,
 S \Rightarrow S(2),
 C Out => C out);
end Behavioral;
```


Unit testing and Simulation

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB REG is
-- Port ();
end TB REG;
architecture Behavioral of TB REG is
COMPONENT Reg is
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           En : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD_LOGIC_VECTOR (3 downto 0));
end COMPONENT;
COMPONENT Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end COMPONENT;
SIGNAL D : STD LOGIC VECTOR (3 downto 0);
SIGNAL En : STD LOGIC;
SIGNAL Clk_in,Clk_out: STD_LOGIC;
SIGNAL Q : STD LOGIC VECTOR (3 downto 0);
UUT:Reg PORT MAP(D,En,Clk out,Q);
UUT1:Slow Clk PORT MAP (Clk in, Clk out);
PROCESS BEGIN
Clk in<='1';
wait for 3 ns;
Clk in<='0';
wait for 3 ns;
```

```
end process;
process begin
D<="1001";
En<='1';
wait for 100 ns;
En<='0';
wait for 100 ns;
D<="1111";
En<='1';
wait for 100 ns;
En<='0';
END PROCESS;</pre>
```

Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns
> W A[2:0]	000	000	001	010	011	100	101	110	111	010
> 😽 S[2:0]	001	001	010	011	100	101	110	111	000	011
¹⊌ C_out	0									


- Program Counter




Unit testing and Simulation

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB programcounter is
-- Port ();
end TB programcounter;
architecture Behavioral of TB programcounter is
component Program Counter is
    Port ( Reset : in STD_LOGIC;
           Clk : in std logic;
           M in : in STD LOGIC VECTOR (2 downto 0);
           M Sel : out STD LOGIC VECTOR (2 downto 0));
end component;
COMPONENT Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end COMPONENT;
signal Reset:std logic;
signal M in, M Sel : STD LOGIC VECTOR (2 downto 0);
SIGNAL Clk in,Clk out: STD LOGIC;
begin
UUT:Program Counter port map(Reset,Clk out,M in,M Sel);
UUT1:Slow Clk PORT MAP(Clk_in,Clk_out);
PROCESS BEGIN
Clk in<='1';
wait for 3 ns;
Clk in<='0';
wait for 3 ns;
end process;
process begin
Reset<='1';
M in<="111";</pre>
wait for 100 ns;
Reset<='0';
wait for 100 ns;
```

```
M in<="110";</pre>
wait for 100 ns;
M in<="101";</pre>
wait for 100 ns;
M in<="100";</pre>
wait for 100 ns;
M in<="011";</pre>
wait for 100 ns;
M in<="010";</pre>
wait for 100 ns;
M in<="001";</pre>
wait for 100 ns;
M_in<="000";
wait for 100 ns;
end process;
end Behavioral;
```



- Instruction Selector



```
-- Module Name: Instruction Selector - Behavioral
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Instruction Selector is
    Port ( Reset : in STD LOGIC;
           JMP F : in STD LOGIC;
           JMP Add : in STD LOGIC VECTOR (2 downto 0);
           Clk : in STD LOGIC;
           M Sel : out STD LOGIC VECTOR (2 downto 0));
end Instruction Selector;
architecture Behavioral of Instruction Selector is
--Tri state buffer for selecting instructions between jump address and normal
counting
component TBuffer 2 way 3 is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           B : in STD LOGIC VECTOR (2 downto 0);
           C : in STD LOGIC;
           O : out STD LOGIC VECTOR (2 downto 0));
end component;
-- Get output and Reset when button pushed
component Program Counter is
    Port ( Reset : in STD LOGIC;
           Clk : in std logic;
           M in : in STD LOGIC VECTOR (2 downto 0);
           M Sel : out STD LOGIC VECTOR (2 downto 0));
end component;
-- Increment instruction register
component RCA 3 is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           --B: in STD LOGIC VECTOR (2 downto 0);
           S : out STD LOGIC VECTOR (2 downto 0);
           C_out : out STD LOGIC);
end component;
signal mem out,adder out,Mux out:STD LOGIC VECTOR (2 downto 0);
```

```
begin
    Program Counter 0: Program Counter port map (Reset, Clk, Mux out, mem out);
    RCA 3 0:RCA 3 port map (mem out, adder out);
    TBuffer_2_way_3_0:TBuffer_2_way_3 port
map(adder out, JMP Add, JMP F, Mux out);
    M Sel <= mem out;
end Behavioral;

    Unit testing and Simulation

library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB PC is
-- Port ();
end TB PC;
architecture Behavioral of TB PC is
component Instruction Selector is
    Port ( Reset : in STD LOGIC;
           JMP F : in STD LOGIC;
           JMP Add : in STD LOGIC_VECTOR (2 downto 0);
           Clk : in STD LOGIC;
           M Sel : out STD LOGIC VECTOR (2 downto 0));
end component;
component Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end component;
signal Reset : std logic := '1';
signal JMP_F : STD_LOGIC ;
signal   JMP Add ,M Sel: STD LOGIC VECTOR (2 downto 0);
```

```
signal Clk_in,Clk_out :STD_LOGIC;
begin
```

```
UUT1:Slow_Clk port map(Clk_in,Clk_out);
UUT2:Instruction_Selector port map(Reset,JMP_F,JMP_Add,Clk_out,M_Sel);
process begin
Clk_in <= '1';
wait for 2 ns;</pre>
```

Clk_in <= '0'; wait for 2 ns; end process;


```
begin
```

process


```
-- Test 1: Reset the program counter
JMP_F <= '0';
Reset <= '1';
wait for 10 ns; -- Give time for the reset to take effect</pre>
```

```
Reset <= '0';
wait for 200 ns;
JMP_F <= '0';
wait for 200 ns;
JMP_F <= '0';
wait for 200 ns;
JMP_F<= '0';
wait;
end process;</pre>
```

end Behavioral;



- The Processor



-- Module Name: Processor - Behavioral

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Processor is
    Port ( Clkin : in STD LOGIC;
           Data7 LED: out std logic vector (3 downto 0);
           Overflow ,Zero,Carry,A_less,A_equal,A_greater: out std_logic;
           Reset : in STD LOGIC;
           Seven_S:out std_logic_vector (6 downto 0);
           Anode : out STD LOGIC VECTOR (3 downto 0));
end Processor;
architecture Behavioral of Processor is
component LUT 16 7 is
    Port ( address : in STD LOGIC VECTOR (3 downto 0);
           data : out STD LOGIC VECTOR (6 downto 0));
end component;
component Instruction Selector is
    Port ( Reset : in STD LOGIC;
           JMP F : in STD LOGIC;
           JMP Add : in STD LOGIC VECTOR (2 downto 0);
           Clk : in std logic;
           M Sel : out STD LOGIC VECTOR (2 downto 0));
end component;
component Slow_Clk is
    Port ( Clk in : in STD LOGIC;
           Clk_out : out STD_LOGIC);
end component;
component Instruction Dec is
    Port ( Ins : in STD LOGIC VECTOR (13 downto 0);
```

```
Reg JMP : in STD LOGIC VECTOR (3 downto 0);
           L Sel : out STD LOGIC;
           Immediate : out STD LOGIC VECTOR (3 downto 0);
           Reg Sel A : out STD LOGIC VECTOR (2 downto 0);
           Reg Sel B : out STD LOGIC VECTOR (2 downto 0);
           A S Sel : out STD LOGIC;
           Reg En : out STD LOGIC VECTOR (2 downto 0);
           JMP F : out STD LOGIC;
           JMP Add : out STD LOGIC VECTOR (2 downto 0);
           A S En: out std logic);
end component;
component Program Rom is
    Port ( -- Reg Ins:in STD LOGIC VECTOR (11 downto 0);
           M Sel : in STD LOGIC VECTOR (2 downto 0);
           Ins : out STD LOGIC VECTOR (13 downto 0));
end component;
component MUX_2_way_4 is
    Port ( Immediate : in STD LOGIC VECTOR (3 downto 0);
           Result : in STD LOGIC VECTOR (3 downto 0);
           L Sel : in STD LOGIC;
           Data Out : out STD LOGIC VECTOR (3 downto 0));
end component;
component Reg Bank is
    Port ( Clk : in STD_LOGIC;
           Reset : in STD LOGIC;
           Reg En : in STD LOGIC VECTOR (2 downto 0);
           Data: in STD LOGIC VECTOR (3 downto 0);
           Data Out0 : out STD LOGIC VECTOR (3 downto 0);
           Data Out1 : out STD LOGIC VECTOR (3 downto 0);
           Data Out2 : out STD LOGIC VECTOR (3 downto 0);
           Data_Out3 : out STD_LOGIC_VECTOR (3 downto 0);
           Data_Out4 : out STD_LOGIC_VECTOR (3 downto 0);
           Data Out5 : out STD LOGIC VECTOR (3 downto 0);
           Data Out6 : out STD LOGIC VECTOR (3 downto 0);
           Data_Out7 : out STD LOGIC VECTOR (3 downto 0));
end component;
component Data Bus is
    Port ( Data0 : in STD LOGIC VECTOR (3 downto 0);
           Data1 : in STD LOGIC VECTOR (3 downto 0);
           Data2 : in STD LOGIC VECTOR (3 downto 0);
           Data3 : in STD LOGIC VECTOR (3 downto 0);
           Data4 : in STD LOGIC VECTOR (3 downto 0);
           Data5 : in STD_LOGIC VECTOR (3 downto 0);
           Data6 : in STD_LOGIC_VECTOR (3 downto 0);
           Data7 : in STD LOGIC VECTOR (3 downto 0);
           Reg A : in STD LOGIC VECTOR (2 downto 0);
           Reg B : in STD LOGIC VECTOR (2 downto 0);
           Req JMP : out STD LOGIC vector (3 downto 0);
           A : out STD LOGIC VECTOR (3 downto 0);
           B : out STD LOGIC VECTOR (3 downto 0));
end component;
component RCA 4 is
    Port (
            A: in STD LOGIC VECTOR (3 downto 0);
            B:in STD LOGIC VECTOR (3 downto 0);
            OP, En : in STD LOGIC;
           S : out STD LOGIC VECTOR (3 downto 0);
```


```
OverFlow, Zero, Carry, A less, A equal, A greater : out STD LOGIC);
end component;
signal JMP f,L Sel,A S Sel,Clk,vA S En:std logic;
signal A,B,Req check JMP ,Immediate,Result,Data Req
,Reg Data Out0,Reg Data Out1,Reg Data Out2,Reg Data Out3,Reg Data Out4,Reg Da
ta Out5, Reg Data Out6, Reg Data Out7 :std logic vector(3 downto 0);
signal JMPadd,msel,Reg_Sel_A,Reg_Sel_B,Reg_En :std logic vector(2 downto 0);
signal insts :std logic vector(13 downto 0);
begin
-- Program counter mapping
    Program Counter 0:Instruction Selector port
map(Reset, JMP f, JMPadd, Clk, msel);
-- Program Rom mapping
    Program Rom 0:Program Rom port map(msel,insts);
-- Instruction Decoder mapping
    Instruction Dec 0:Instruction Dec port
map(insts, Reg check JMP, L Sel, Immediate, Reg Sel A, Reg Sel B, A S Sel, Reg En, JM
P f, JMPadd, vA S En);
-- Load selector mapping
    Load Selector: MUX 2 way 4 port map (Immediate, Result, L Sel, Data Reg);
-- Reg Bank mapping
    Reg Bank 0: Reg Bank port
map(Clk,Reset,Reg En,Data Reg,Reg Data Out0,Reg Data Out1,Reg Data Out2,Reg D
ata Out3, Reg Data Out4, Reg Data Out5, Reg Data Out6, Reg Data Out7);
-- MUX Selector mapping
    MUX Selector: Data Bus port
map(Reg Data Out0,Reg Data Out1,Reg Data Out2,Reg Data Out3,Reg Data Out4,Reg
Data Out5, Reg Data Out6, Reg Data Out7, Reg Sel A, Reg Sel B, Reg check JMP, A, B)
-- ALU mapping
    Arithmatic and Logic Unit: RCA 4 port
map(A,B,A S Sel,vA S En,Result,Overflow,Zero,Carry,A less,A equal,A greater);
-- Slow Clock
    Slow Clk 0:Slow Clk port map (Clkin, Clk);
-- Seven segment lookup table
    Seven Segment LUT: LUT 16 7 port map (Reg Data Out7, Seven S);
-- Led Output R7 register
Data7 LED<=Reg Data Out7;
-- Anode for seven segment
Anode <= "1110";
```

```
end Behavioral;
```

System testing and Simulation

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB nano is
-- Port ();
end TB nano;
architecture Behavioral of TB nano is
component Processor is
    Port
         ( Clkin : in STD LOGIC;
            Data7 LED: out std logic vector (3 downto 0);
            Overflow , Zero, Carry, A less, A equal, A greater: out std logic;
            Reset : in STD LOGIC;
            Seven S:out std logic vector (6 downto 0);
            Anode : out STD LOGIC VECTOR (3 downto 0);
            M Sel : out STD LOGIC VECTOR (2 downto 0);
            Clk out : out STD LOGIC;
            L Sel : out STD LOGIC;
            Immediate : out STD LOGIC VECTOR (3 downto 0);
            Reg_Sel_A : out STD_LOGIC_VECTOR (2 downto 0);
            Reg Sel B : out STD LOGIC VECTOR (2 downto 0);
            A S Sel : out STD LOGIC;
            Reg En : out STD LOGIC VECTOR (2 downto 0);
            JMP F : out STD LOGIC;
            JMP Add : out STD LOGIC VECTOR (2 downto 0);
            Ins : out STD LOGIC VECTOR (13 downto 0);
            Data Out : out STD LOGIC VECTOR (3 downto 0);
            Data Out0 : out STD LOGIC VECTOR (3 downto 0);
            Data Out1 : out STD LOGIC VECTOR (3 downto 0);
            Data Out2 : out STD LOGIC VECTOR (3 downto 0);
            Data Out3 : out STD LOGIC VECTOR (3 downto 0);
            Data Out4 : out STD LOGIC VECTOR (3 downto 0);
            Data Out5 : out STD LOGIC VECTOR (3 downto 0);
            Data Out6 : out STD LOGIC VECTOR (3 downto 0);
            Data Out7 : out STD LOGIC VECTOR (3 downto 0);
            Reg JMP : out STD LOGIC vector (3 downto 0);
            A : out STD LOGIC VECTOR (3 downto 0);
            B : out STD LOGIC VECTOR (3 downto 0)
              );
end component;
signal Clkin : STD LOGIC;
signal Data7 LED: std logic vector (3 downto 0);
signal Overflow ,Zero,Carry,A less,A equal,A greater:std logic;
signal Reset : STD LOGIC;
signal Seven S: std logic vector (6 downto 0);
signal Anode : STD LOGIC VECTOR (3 downto 0);
signal M Sel : STD LOGIC VECTOR (2 downto 0);
signal Clk out : STD LOGIC;
```

```
signal L Sel : STD LOGIC;
signal Immediate : STD LOGIC VECTOR (3 downto 0);
signal Reg Sel A : STD LOGIC VECTOR (2 downto 0);
signal Reg Sel B : STD LOGIC VECTOR (2 downto 0);
signal A S Sel : STD LOGIC;
signal Req En : STD LOGIC VECTOR (2 downto 0);
signal JMP F : STD LOGIC;
signal JMP Add : STD LOGIC VECTOR (2 downto 0);
signal Ins : STD LOGIC VECTOR (13 downto 0);
signal Data_Out : STD_LOGIC_VECTOR (3 downto 0);
signal Data Out0 : STD LOGIC VECTOR (3 downto 0);
signal Data Out1 : STD LOGIC VECTOR (3 downto 0);
signal Data Out2 : STD LOGIC VECTOR (3 downto 0);
signal Data Out3 : STD LOGIC VECTOR (3 downto 0);
signal Data Out4 : STD LOGIC VECTOR (3 downto 0);
signal Data_Out5 : STD_LOGIC_VECTOR (3 downto 0);
signal Data_Out6 : STD_LOGIC_VECTOR (3 downto 0);
signal Data Out7 : STD LOGIC VECTOR (3 downto 0);
signal Reg JMP : STD LOGIC vector (3 downto 0);
signal A : STD LOGIC VECTOR (3 downto 0);
signal B : STD LOGIC VECTOR (3 downto 0);
begin
    UUT:Processor port map(Clkin,Data7 LED,Overflow
,Zero,Carry,A less,A equal,A greater,Reset,Seven S,Anode,M Sel,Clk out,L Sel,
Immediate, Reg Sel A, Reg Sel B, A S Sel, Reg En, JMP F, JMP Add, Ins, Data Out, Data
Out0, Data Out1, Data Out2, Data Out3, Data Out4, Data Out5,
Data Out6, Data Out7, Reg JMP, A, B);
    process begin
    Clkin<='1';
    wait for 3 ns;
    Clkin<='0';
    wait for 3 ns;
    end process;
    process begin
    Reset<='1';
    wait for 100 ns;
    Reset<='0';
    wait;
end process;
end Behavioral;
```



Constraint File

```
1 * ## Clock signal
 2 | set property PACKAGE PIN W5 [get ports Clkin]
        set property IOSTANDARD LVCMOS33 [get ports Clkin]
        create clock -add -name sys_clk pin -period 10.00 -waveform {0 5} [get ports Clkin]
 6 ! ## LEDs
 7 set property PACKAGE PIN U16 [get ports {Data7 LED[0]}]
       set property IOSTANDARD LVCMOS33 [get ports {Data7 LED[0]}]
 9 | set property PACKAGE_PIN E19 [get ports {Data7_LED[1]}]
10
      set property IOSTANDARD LVCMOS33 [get ports {Data7_LED[1]}]
11 ; set property PACKAGE_PIN U19 [get ports {Data7_LED[2]}]
       set property IOSTANDARD LVCMOS33 [get ports {Data7 LED[2]}]
13 | set property PACKAGE PIN V19 [get ports {Data7 LED[3]}]
14 :
       set property IOSTANDARD LVCMOS33 [get ports {Data7_LED[3]}]
15
16 | set property PACKAGE_PIN W3 [get ports {A_greater}]
       set property IOSTANDARD LVCMOS33 [get_ports {A_greater}]
17
18 | set property PACKAGE_PIN U3 [get ports {A equal}]
      set property IOSTANDARD LVCMOS33 [get ports {A_equal}]
19
20 | set property PACKAGE_PIN P3 [get ports {A_less}]
       set property IOSTANDARD LVCMOS33 [get ports {A_less}]
21 :
22 | set property PACKAGE_PIN N3 [get ports {Overflow}]
23 !
      set property IOSTANDARD LVCMOS33 [get ports {Overflow}]
24 set property PACKAGE_PIN Pl [get ports {Zero}]
25 !
      set property IOSTANDARD LVCMOS33 [get ports {Zero}]
26 set property PACKAGE_PIN L1 [get ports {Carry}]
27
       set property IOSTANDARD LVCMOS33 [get ports {Carry}]
28
29
30 ##7 segment display
32
      set_property IOSTANDARD LVCMOS33 [get_ports {Seven_S[0]}]
33 | set_property PACKAGE_PIN W6 [get_ports {Seven_S[1]}]
34
      set property IOSTANDARD LVCMOS33 [get ports {Seven_S[1]}]
35 set_property PACKAGE_PIN U8 [get_ports {Seven_S[2]}]
36 :
      set property IOSTANDARD LVCMOS33 [get ports {Seven_S[2]}]
37 set property PACKAGE_PIN V8 [get_ports {Seven_S[3]}]
38 :
      set property IOSTANDARD LVCMOS33 [get ports {Seven_S[3]}]
39 | set property PACKAGE_PIN U5 [get ports {Seven_S[4]}]
40
      set property IOSTANDARD LVCMOS33 [get ports {Seven_S[4]}]
41 set property PACKAGE_PIN V5 [get ports {Seven_S[5]}]
42
      set_property IOSTANDARD LVCMOS33 [get_ports {Seven_S[5]}]
43 | set_property PACKAGE_PIN U7 [get_ports {Seven_S[6]}]
44
      set_property IOSTANDARD LVCMOS33 [get_ports {Seven_S[6]}]
45
46
47 set property PACKAGE_PIN U2 [get ports {Anode[0]}]
48
      set property IOSTANDARD LVCMOS33 [get ports {Anode[0]}]
49 set property PACKAGE_PIN U4 [get ports {Anode[1]}]
50 :
      set property IOSTANDARD LVCMOS33 [get ports {Anode[1]}]
51 set property PACKAGE_PIN V4 [get ports {Anode[2]}]
52 ;
      set property IOSTANDARD LVCMOS33 [get ports {Anode[2]}]
53 set property PACKAGE_PIN W4 [get ports {Anode[3]}]
54
      set property IOSTANDARD LVCMOS33 [get ports {Anode[3]}]
55
56
57 : ##Buttons
58 set property PACKAGE_PIN U18 [get ports Reset]
59 '
       set property IOSTANDARD LVCMOS33 [get ports Reset]
60
```

Strategies used to optimize resource consumption

To optimize resource consumption in our Nano processor design, we employed several key strategies:

- 1. Avoidance of Lookup Tables for Instruction Decode Instead of using lookup tables (LUTs) for instruction decoding, we implemented the instruction decoder using basic logic gates (AND, NOT, NOR, OR, XNOR). This approach significantly reduced the area and power consumption of the instruction decoding circuitry.
- 2. Utilization of Tristate Buffers Over Multiplexers In our design, we chose to use tristate buffers for data selection instead of multiplexers. Tristate buffers helped simplify the circuitry and contributed to better resource utilization.
- 3. Optimized VHDL Implementation When implementing the instruction decoder in VHDL, we avoided using if-else or case statements. Instead, we directly used logic gates, which allowed the synthesis tool to optimize the logic more efficiently. This approach resulted in a more compact and optimized hardware implementation.

These strategies were chosen to reduce the complexity of our Nano processor design, leading to a more efficient use of resources such as logic elements and power. By optimizing these aspects of our design, we aimed to create a Nano processor that delivers high performance while minimizing resource consumption.

Resource utilization report

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02

MDT 2018

| Date : Sun May 5 01:24:29 2024

| Host : DESKTOP-3045960 running 64-bit major release (build 9200) | Command : report_utilization -file {C:/Users/DASUN/Downloads/Telegram

Desktop/latest update.xpr/utilization.txt} -name utilization_1

| Design : Processor | Device : 7a35tcpg236-1

| Design State : Routed

Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Slice Logic Distribution
- 3. Memory
- 4. DSP
- 5. IO and GT Specific
- 6. Clocking
- 7. Specific Feature
- 8. Primitives
- 9. Black Boxes
- 10. Instantiated Netlists
- 1. Slice Logic

+ Site Type	-+	-+ Fixed	+	++ Util%
Slice LUTs LUT as Logic LUT as Memory Slice Registers Register as Flip Flop Register as Latch F7 Muxes F8 Muxes	117 117 0 57 57 0		20800 20800 9600 41600 41600 41600 16300 8150	0.56 0.56 0.00 0.14 0.14 0.00 0.00

1.1 Summary of Registers by Type

+----+

Total	Clock Enable	Synchronous	Asynchronous
+	+	+	++
0		_	-
0		_	Set
0	Ι	_	Reset
0	Ι	Set	-
0	Ι	Reset	-
0	Yes	_	-
0	Yes	_	Set
3	Yes	_	Reset
0	Yes	Set	-
54	Yes	Reset	-
+	+	+	++

2. Slice Logic Distribution

+	-+-		-+-		+	-+
+ Site Type Util%	I	Used	I	Fixed	Available	I
+	-+-		-+-		+	-+
Slice	1	47		0	8150	1
0.58 SLICEL	I	35		0	I	I
SLICEM	I	12		0	I	1
LUT as Logic	I	117		0	20800	1
0.56 using 05 output only	I	0			I	1
using O6 output only	I	76			I	1
using 05 and 06	I	41	1		I	1
LUT as Memory	I	0	1	0	9600	1
0.00 LUT as Distributed RAM	I	0	1	0	I	1
LUT as Shift Register	I	0	1	0	I	1
LUT Flip Flop Pairs	I	8	1	0	20800	1
0.04 fully used LUT-FF pairs	I	0	1		I	1
LUT-FF pairs with one unused LUT output	I	5			I	1
LUT-FF pairs with one unused Flip Flop	I	8			I	I
Unique Control Sets	I	6			I	I
+	-+-		-+-		+	-+

--+

 * Note: Review the Control Sets Report for more information regarding control sets.

3. Memory -----

Site Type	Ì	Used	ĺ	Fixed	l	Available	İ	Util%	ĺ
Block RAM Tile RAMB36/FIFO*		0	 	0	 	50 50	 	0.00	

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

4. DSP

+.			- + -		. + .		+ -		+-		. 4
	Site	Туре	İ	Used	İ	Fixed		Available		Util%	I
	DSPs		İ	0	İ	0		90		0.00	I

5. IO and GT Specific

Site Type	Used	Fixed	Available	Util%
Bonded IOB	23	23	106	21.70
IOB Master Pads	9	İ	İ	I
IOB Slave Pads	14	Ī		
Bonded IPADs	0	0	10	0.00
Bonded OPADs	0	0	4	0.00
PHY CONTROL	0	0	1 5	0.00
PHASER_REF	0	0	1 5	0.00
OUT_FIFO	0	0	20	0.00
IN_FIFO	0	0	20	0.00
IDELAYCTRL	0	0	1 5	0.00
IBUFDS	0	0	104	0.00
GTPE2_CHANNEL	0	0	2	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	20	0.00
PHASER_IN/PHASER_IN_PHY	0	0	20	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	250	0.00
IBUFDS_GTE2	0	0	2	0.00
ILOGIC	0	0	106	0.00
OLOGIC	0	0	106	0.00

6. Clocking

Site Type	Used	Fixed	Available	Util%
BUFGCTRL BUFIO MMCME2_ADV PLLE2_ADV BUFMRCE BUFHCE	1 0 0 0 0 0	0 0 0 0 0 0	32 20 5 5 10 72 20	3.13 0.00 0.00 0.00 0.00 0.00

7. Specific Feature

+	+	+	+	
Site Type	Used	Fixed	Available	Util%
+		0 0 0 0 0 0 0	+	0.00 0.00 0.00 0.00 0.00 0.00
STARTUPE2 XADC	0 0	0 0	1 1	0.00
+	+	+	+	++

8. Primitives

+.		+	+
	Ref Name	Used	Functional Category
+		+	++
	LUT2	71	LUT
	FDRE	54	Flop & Latch
	LUT4	47	LUT
	OBUF	21	IO
	LUT3	15	LUT
	LUT6	13	LUT
	LUT5	11	LUT
	CARRY4	8	CarryLogic
	FDCE	3	Flop & Latch
	IBUF	2	IO
	LUT1	1	LUT
	BUFG	1	Clock
+.		+	++

9. Black Boxes

++-	+
Ref Name	Used
+	+
10. Instantia	ted Netlists
++-	+
Ref Name	Used
++-	'

Implemented additional features

In our Nano processor design, we extended the given 12-bit instructions to 14-bit instructions to incorporate additional commands, namely SUB, NOP, and JMP, expanding the functionality of the processor.

- 1. Sub Command For the SUB command, we added the opcode 0100 to the instructions and introduced new signals from the instruction decoder to the multiplexer selector to be used with the subtractor. The subtractor is a crucial component for subtracting values, as it first converts the second number to its two's complement and then adds it to the first number.
- 2. NOP Command The nop command was implemented by adding logic to the instruction decoder and the opcode is 0101. This command effectively does nothing but pass the clock cycle, providing a way to introduce delays or synchronize operations.
- 3. JMP Command Inspired by the JZR opcode, we implemented the jmp command to jump to a specific instruction in the program. This command is particularly useful for creating loop structures within programs, enhancing the flexibility and control flow of the processor.
- 4. Comparator Unit We also added a comparator unit to the adder/subtractor unit, extending its functionality. The comparator unit includes additional LEDs to indicate whether the first value is greater, equal, or lower than the second value. This feature is especially useful for comparing values in the registers and is capable of handling both positive and negative numbers within the range of -8 to 7, given the 4-bit representation of numbers in our design.

By adding these additional features, we have enhanced the functionality and versatility of our Nano processor, providing more capabilities for executing a wider range of instructions and operations. Additionally, by extending the instruction set to 14 bits, we have ensured that the processor is easily scalable and can accommodate further enhancements and modifications in the future.

Individual contributions

(01) Illangasinghe I.M.D.P

• Designed and developed

	Deign time	Develop time
Program rom	30min	4h
Instruction decoder	2h	10h
Program counter	1h	3h
Instruction selector	30min	30min
3-bit ripple carry adder	30min	30min
2-way 3-bit multiplexer	30min	30min
2-way 4-bit multiplexer	30min	30min
4-bit Adder /subtractor	2h	3h
Comparator unit	1h	30min
Register bank	30min	30min
Mux selector	30min	2h

• Simulation and testing

Testbenches - 2h

4-bit Register

Register bank

ALU & Comparator

Decoder 3 to 8

Decoder 2 to 4

MUX selector

Seven Segment lookup table

3-bit Ripple carry adder

Program rom

(02) Dissanayake D.M.S.H

• Designed and developed

	Deign time	Develop time
Tri State Buffer	15min	30min
Tri State Buffer (Inverted)	15min	20min
Optimized 2-way 4-bit Mux	30min	
8-way 4-bit multiplexer	1h	1h
Mux Selector		1h
2 to 4 Decoder 4-bit	30min	30min
3 to 8 Decoder 4-bit	30min	30min
Instruction Decoder		2h

• Simulation and testing

Testbenches - 1h

Tri State Buffer

Tri State Buffer (Inverted)

2-way 4-bit Mux

8-way 4-bit multiplexer

2 to 4 Decoder 4 bit

3 to 8 Decoder 4 bit

- Creating the constraint file and mapping the outputs 30min
- Assembling the design diagrams, VHDL codes and simulations and creating the lab report 6h

(03) Balasuriya B.D.S.K

• Designed and developed

	Design time	Develop time
4-bit Add/Subtract unit	30min	30min
3-bit adder	20min	20min
3-bit Program Counter (PC)	40min	1h
k-way b-bit multiplexers	2h	1h
k-way b-bit Tri-state buffers	2h	1h
Register Bank	1h	30min
Program ROM	30min	30min
Instruction Decoder		2h

• Simulation and testing

Testbenches - 2h

4-bit Add/Subtract unit

3-bit adder

3-bit Program Counter (PC)

k-way b-bit multiplexers

k-way b-bit Tri-state buffers

Register Bank

Program ROM

(04) Fernando K.M.I

• Designed and developed

	Design time	Develop time
4-bit Add/Subtract unit	30min	30min
3-bit adder	20min	20min
3-bit Program Counter (PC)	40min	1h
k-way b-bit multiplexers	2h	1h
k-way b-bit Tri-state buffers	2h	1h
Register Bank	1h	30min
Program ROM	30min	30min
Instruction Decoder		2h

• Simulation and testing

Testbenches - 2h

4-bit Add/Subtract unit

3-bit adder

3-bit Program Counter (PC)

k-way b-bit multiplexers

k-way b-bit Tri-state buffers

Register Bank

Program ROM

➤ The testing on Basys 3 board was done by all the team members - 5h

CS1050 - Computer Organization and Digital Design

Nanoprocessor Design Competition

Group number – 14

Members:

Name	Index number
Illangasinghe I.M.D.P	220234R
Dissanayake D.M.S.H	220138C
Balasuriya B.D.S.K	220056X
Fernando K.M.I	220166J