



### Mont-Blanc Objectives:

To develop a full energy efficient HPC prototype using low-power commercially available embedded technology.

To design a next-generation HPC system together with a range of embedded technologies in order to overcome the limitation identified in the prototype system.

To develop a portfolio of Exascale applications to be run on this new generation of HPC systems.

### Mont-Blanc Prototype:




#### Exynos Compute Card:

Exynos 5 Dual  
Mali-T604 GPU  
4 GB DDR3  
Gb Ethernet

#### Carrier Blade:

15 compute cards  
2 x 10 GbE link




#### Chassis:

9 carrier blade




### Application Optimization


**Objective:**  
elaborate a rigorous methodology for computing kernels optimization



### BOAST



### BigDFT Wavelet Synthesis Kernel



B. Videau (Post-doc CNRS)  
K. Pouget (Postdoc Nano2017)  
A. Legrand (CNRS, Mescal)  
V. Marangozova-Martin (UJF, Nanosim)  
J-F. Méhaut (UJF, Nanosim)

