DigMe Lecture Notes

$Naoki\ Pross-{\tt naoki.pross@ost.ch}$

Fall Semester 2021

Contents

License	j
Design Flow	1
Design constraints static timing analysis (STA) 3.1 Physical constraints	1 1 1
System level VHDL 4.1 Aliases 4.2 Generics 4.3 Generators 4.4 Functions and procedures 4.5 Arrays and records 4.6 Packages	1 1 1 1
	Design Flow Design constraints static timing analysis (STA) 3.1 Physical constraints 3.2 Timing constraints System level VHDL 4.1 Aliases 4.2 Generics 4.3 Generators 4.4 Functions and procedures

1 License

This work is licensed under a Creative Commons "Attribution-NonCommercial-ShareAlike 4.0 International" license.



- 2 Design Flow
- 3 Design constraints static timing analysis (STA)
- 3.1 Physical constraints
- 3.2 Timing constraints



 $t_{\rm input}$

4 System level VHDL

4.1 Aliases

The goal is now to build re-usable IP blocks with VHDL. For that we need to refresh some important features of the lanuagge. The first of which are aliases.

```
1 signal data_bus:
2  std_logic_vector(31 downto 0);
3 alias first_nibble:
4  std_logic_vector(0 downto 3);
5  is dataBus (31 downto 28);
```

4.2 Generics

4.3 Generators

Another useful feature are generate statement, with the syntax that allows the instantiation of multiple components.

```
1 [label]: for \( \text{identifier} \) in \( \text{range} \) generate
2 -- optional declaration part
3 -- begin only required if there is a
\( \text{$\to$} \) declaration
4 [begin]
5 -- concurrent statements
6 end generate [label];
```

For example:

```
1 for i in 0 to 7 generate
2  x(i) <= a(i) xor b(7 - i);
3 end generate;</pre>
```

Or in a more realistic case, with components imported from elsewhere.

Listing 1: Example of generate with a component.

```
1 -- in architecture
2 bcd_to_sseg_inst_loop:
3 for i in 0 to nr_digits - 1 generate
4  bcd_to_sseg_inst: component bcd_to_sseg
5  port map(
6     clk => clk,
7     rst => rst,
8     bcd => bcd_array(i),
9     sseg => sseg_array(i)
```

```
10 );
11 end generate;
```

where bcd_array and sseg_array are of course array types, and nr_digits is a constant.

4.4 Functions and procedures

Furthermore VHDL has functions that can be useful to avoid rewriting the same code. Function have multiple inputs and a signel output, are allowed to be called recursively, but cannot declare or assign signals, nor use wait statements.

```
1 function (name) ([list of arguments with type])
2 return (return type)
3 is
4 [declaration of variables]
5 begin
6 -- sequential statement (but not wait)
```

An example is a parity generator:

Listing 2: An odd parity generator function.

```
1 function pargen(avect: std_ulogic_vector)
2
    return std_ulogic
3 is
    variable po_var : std_logic;
4
5 begin
    po_var := '1';
    for i in avect'range loop
      if avect(i) = '1' then
9
         po_var := not po_var;
10
      end if;
    end loop;
11
    return po_var;
12
13 end function pargen;
```

In testbenches it is common to see procedures. They differ for function as they can have multiple inputs and *multiple output*. Because of this they in practice are usually not synthetizable. The syntax is similar to functions:

With list of arguments with direction it is meant an expression like a, b: in real, w: out real, similar to the arguments of port.

4.5 Arrays and records

To efficiently use generate statement, such as in listing 1, we ned array types. Arrays types (fields) of other types are defined with the following syntax.

```
1 type \langle name \rangle is array (\langle upper \ limit \rangle downto \langle lower \ limit \rangle) of \langle base \ type \rangle;
```

For example to complete listing 1, we create 1 by 1 matrices.

```
1 constant nr_digits : integer := 3;
2 type bcd_array_type is
3    array (0 to nr_digits -1)
4    of std_ulogic_vector(3 downto 0);
5 type bcd_array_type is
6    array (0 to nr_digits -1)
7    of std_ulogic_vector(6 downto 0);
```

While all arrays elements must have the same underlying type, *records* allow for different types to be combined together. For example:

4.6 Packages

To declare your own packges, the syntax is rather easy:

```
1 \langle library and / or use statements \rangle
2 package \langle name \rangle is
3 [declarations]
4 end \langle package name \rangle;
```

And possibly in another file the implementation is give with:

```
1 package body \langle name \rangle is
2 \langle list \ of \ definitions \rangle
3 end \langle name \rangle;
```

In practice it is common to see for example a configuration package, that contains all constants for the project. For example if we were to put the function pargen from listing 2 we could do:

```
1 package parity_helpers is
    constant nibble : integer;
    constant word : integer;
    function pargen(avect :

    std_ulogic_vector) return

    std_ulogic;
5 end package parity_helpers;
7 package body parity_helpers is
    -- functions
    function pargen(avect:
       \hookrightarrow std_ulogic_vector)
      return std_ulogic
10
   is From listing 2
11
   end function pargen;
12
   -- instantiation of variables
14 constant nibble : integer := 4;
15   constant word : integer := 8;
16 end package body parity_helpers;
```

And later use it with use work.parity_helpers.all.