

Digital Circuits and Systems Lab

Laboratory report submitted for the partial fulfillment
of the requirements for the degree of

Bachelor of Technology
in
Computer and Communication Engineering

by

Nehil Sood 19UEC036

Course Coordinator
Dr. Kusum Lata
ECE Wednesday Batch



Department of Electronics and Communication Engineering
The LNM Institute of Information Technology, Jaipur

August 2020

Copyright © The LNMIIT 2020
All Rights Reserved

Contents

| Chapter | Page |
|---|------|
| 1 Experiment - 2 | 1 |
| 1.1 Aim | 1 |
| 1.2 Description | 1 |
| 1.3 Coding Techniques used | 1 |
| 1.4 Simulation and Results | 2 |
| 1.4.1 8 Stages of 2 input-or gate | 2 |
| 1.4.2 3 or gates having 4 input | 3 |
| 1.4.3 3-stage network | 4 |
| 1.4.4 4-stage network | 5 |
| 1.5 Summary | 6 |

Chapter 1

Experiment - 2

1.1 Aim

Realize the function, mentioned below in at least four different physical ways:

$$F(x) = x_0 + x_1 + x_2 + x_3 + x_4 + x_5 + x_6 + x_7 + x_8 + x_9$$

1.2 Description

A. Here we will give two inputs in the two input OR gate which results in the 1st stage of our network. Now its output and next input will be passed through another OR gate resulting in the second stage. Similarly, we can implement the function in eight stages.

B. In this implementation, we can give first four variables as inputs to the 1st 4-input OR gate and the other four variables to the 2nd 4-input OR gate. Now give the output of these both to another 4 input OR gate with rest of the inputs.

C. For implementing $f(x)$ as a three stage network we can use series of three 4-input OR gate. In the first gate we will give four variables. Then its output to another 4 input OR gate with next 3 inputs and so on.

D. In this implementation also we can use our 4-input OR gate. we will use a series of four gates which will give us four stage network.

1.3 Coding Techniques used

First, we have to implement a 8 stages of 2 input or gates by creating a structural 2 input or gate. Second, we implement $f(x)$ using 3 4-input or gates by creating a structural 4 input or gate. Third, we

implement $f(x)$ using 3 stages by using structural 3 inputs and 2 inputs or gate. At last, we implement $f(x)$ in four stages, done by 3 input or gates by creating structural 3 input or gate components.

1.4 Simulation and Results

1.4.1 8 Stages of 2 input-or gate




Figure 1.1: Schematic for problem (i)




Figure 1.2: Project Summary for problem (i)




Figure 1.3: Simulation for problem (i)

1.4.2 3 or gates having 4 input




Figure 1.4: Schematic for problem (ii)




Figure 1.5: Project Summary for problem (ii)




Figure 1.6: Simulation for problem (ii)

1.4.3 3-stage network




Figure 1.7: Schematic for problem (iii)

| Utilization | | | | Power | |
|-------------|-------------|----------------|---------------------|--|--|
| | | Post-Synthesis | Post-Implementation | Summary On-Chip | |
| | | | | Graph Table | |
| Resource | Utilization | Available | Utilization % | Total On-Chip Power: 0.129 W | |
| LUT | 2 | 8000 | 0.03 | Junction Temperature: 25.7 °C | |
| IO | 11 | 150 | 7.33 | Thermal Margin: 74.3 °C (14.1 W) | |
| | | | | Effective θ_{JA} : 5.3 °C/W | |
| | | | | Power supplied to off-chip devices: 0 W | |
| | | | | Confidence level: Low | |
| | | | | Implemented Power Report | |

Figure 1.8: Project Summary for problem (iii)




Figure 1.9: Simulation for problem (iii)

1.4.4 4-stage network




Figure 1.10: Schematic for problem (iv)

| Utilization | | | | Power | |
|--------------------------------------|--|--|--|--|------------------|
| Post-Synthesis Post-Implementation | | | | Summary On-Chip | |
| Graph Table | | | | Total On-Chip Power: | 0.128 W |
| | | | | Junction Temperature: | 25.7 °C |
| | | | | Thermal Margin: | 74.3 °C (14.1 W) |
| | | | | Effective SJA: | 5.3 °C/W |
| | | | | Power supplied to off-chip devices: | 0 W |
| | | | | Confidence level: | Low |
| | | | | Implemented Power Report | |

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 2 | 8000 | 0.03 |
| IO | 11 | 150 | 7.33 |

Figure 1.11: Project Summary for problem (iv)




Figure 1.12: Simulation for problem (iv)

1.5 Summary

| Name of the Entity | No. of LUT used | Total On chip Power |
|-----------------------------|-----------------|---------------------|
| 8-Stages of 2 input or-gate | 2 | 0.128W |
| 3 or gates having 4 input | 2 | 0.129W |
| 3-stage network | 2 | 0.129W |
| 4-stage network | 2 | 0.128W |

Table 1.1: Comparison of the power and cell usage in all 4 different implementation..