


11/09/19
Chapter 02


SEQUENTIAL CIRCUITS



- part of memory system.
- It does not only depend on the i/p at that instant but it will also depend on the history of i/p or o/p (previous i/p or o/p).
- It is capable to store or hold bits.
- Two types:
 - 1) Synchronous \rightarrow (wait for rising edge to respond)
 - 2) Asynchronous \rightarrow (respond fast)


* BISTABLE

Every bistable element with a stable state is called STATE.



1 - Set.
0 - Reset.

S-R LATCH




S	R	
x	x	SET
0	0	SET
0	1	RESET
1	0	SET


	$Q=0, \bar{Q}=1$	$Q=1, \bar{Q}=0$
10	RESET	SET
00	SET	RESET

Let i/p be

S	R	Q ⁺	\overline{Q}^+	
0	0	Q	\overline{Q}	← retains its previous state
0	1	0	1	reset
1	0	1	0	sets
1	1	0*	0*	undefined state → limitation of S-R latches.




Block Representation of SR latch:




- Only when E is enabled i.e. high, ~~then~~ ~~only~~ S-R latch will show the o/p. If E is disabled then, irrespective of HP, o/p will be retained only.

↳ Gated SR-latch




Ques




* Applications of SR Latch

1). SWITCH DEBOUNCER



Here the switch bounces whenever we try to make mechanical contact (i.e. on switch).


- To eliminate this bouncing effect, we use SR latch with pull-down resistors.
- Pull-down resistor will pull the voltage of that point and make it 0 & will pull down the bounce as well.
- S-R latch is connected b/w the switch & Q.P. & is known as Switch Debouncer.



Latch = Asynchronous

* D-LATCH:- (Data latch)

Gated D-Latch



If $D=0 \rightarrow S=0, R=1 \rightarrow Q=0, \bar{Q}=1$

$D=1 \rightarrow S=1, R=0 \rightarrow Q=1, \bar{Q}=0$

D	Q^+	\bar{Q}^+
0	0	1
1	1	0

* FLIP FLOPS:

- Transparency is the property exhibited by latch. It refers to the immediate change in Q with change in IP .
- While, there is no transparency in flip flop.
- Flip flops are synchronous in nature.
- Clock is not present in latch whereas flip flops have clock.
- Latch is a high speed device whereas flip flops are not high speed.


SR Flip Flop: It consists of two GATED latches.

- Characterised into:

1). PULSE TRIGGERED

(Master Slave flip flops)


2). EDGE TRIGGERED



- 1st SR latch is master & 2nd is SLAVE.
- Flip flops have capability to store the value. \therefore Slave stores the state & master is responsible to the generation of new states.
- The state of 1st SR latch is the IP to 2nd SR latch.

P.T.O

- In this master-slave set up, both will not be enabled at the same time.



	Master disabled	Master EN	Master disabled
	← SLAVE ENAB →	← SLAVE disabled →	← SLAVE Enabled →
State of M	Retain (∵ M is disabled)	Retain (∵ M is disabled & S is disabled)	CHANGE (∵ M is enabled & it takes new set of P/Ps)
State of S	Retain (∵ M is disabled & not giving opp)	Retain (∵ S is disabled)	CHANGE (Even if M is changing, S is disabled)
State of FF	Retain (∵ S is retained)	Retain (∵ S is disabled)	CHANGE (∵ S is changing its state. ∴ Flip Flop's state is also changed)

- Here, we can observe that Flip Flop takes one complete cycle of Clock to change its state.

Thus, Flip flops are smaller slower as compared to SR latches.

Disabled is Power off is different.

Master is holding some value at off.

As soon as slave is Enabled, it changes its state.

Function Table: of SR Flip Flop

— : no clock
 \square : with clock

CLK	S	R	Q^+	\bar{Q}^+
(0) —	X	X	Q	\bar{Q}
\square	0	0	Q	\bar{Q}
\square	0	1	0	1
\square	1	0	1	0
\square	1	1	0*	0*

Assuming that initial stage of flip flop is reset.

(retain)

(reset)

(~~reset~~)

* Comparison b/w Latch & Flip Flop.

Latch

① Transparency

② Asynchronous

③ clock is not present.

④ High speed

⑤ loose prev. data

⑥ Building blocks are Gates.

Flip Flop

NO transparency.

Synchronous


clock is present.

low speed


can store prev. data

Building blocks are Latches.


Assume state of Flip flop is set.
 ∴ Slave is also set.
 ∴ M is also set.



★ JK FLIP FLOP



↳ internal diagram




Function Table

CLK	J	K	Q^+	\bar{Q}^+
0	X	X	Q	\bar{Q}
	0	0	Q	\bar{Q} (Retain)
	0	1	Reset	
	1	0	Set	
	1	1	\bar{Q}	Q (toggle Effect)


For every clock cycle, it will set then reset then set then reset so on.

How JK Flip Flop overcomes the limitation of SR ~~Latch~~ ^{FF}?


- Describe the limitations of SR latch.
- Introduce the design of JK Flip Flop.
- Explain its working & toggle effect, states of both.
- This is how, it overcomes.



S-R Flip Flop




J-K Flip Flop



D-Flip Flop

(If External I/P in SR FF is shorted)



T-Flip Flop

(If external I/P of JK FF is sorted)

Function table

CLK	D	Q^+	\bar{Q}^+
0	X	Q	\bar{Q}
	0	0	1 (reset)
	1	1	0 (set)


Function table

CLK	T	Q^+	\bar{Q}^+
0	X	Q	\bar{Q}
	0	Q	\bar{Q} (retain)
	1	\bar{Q}	Q (toggle)


* SHIFT REGISTER :

SISO
(serial in
serial out)


SIPO
(serial in
parallel out)



* SISO Shift Register for 04-bit :




* SIPO Shift Register for 04-bit :



* PISO (also called Parallel-in Unidirectional Registers) { Explain the operation with these steps - Fig Next Page }


- Steps :
- (i) $\overline{L}/S = 0$
 - (ii) Parallel load (P_{in} , $P_{in a}$)
 - (iii) CLK
 - (iv) $\overline{L}/S = 1$
 - (v)
- Parallel P_{in} is loaded
- To load parallel data to flip flops.
- To perform shift of data.
- As many shifts is req., that many clock cycle is taken.

PISO



* UNIVERSAL REGISTER :- (Universal Shift Register)

It is a register which such a design that multiple operations can be performed.




Right-shift

reset ← 00 CLEAR
change (opp) ← 01 TOGGLE
SHIFT
HOLD.

Ques Design a ~~an~~ universal register to perform: 3-bit operations as below:

- 00 - SET
01 - LEFT SHIFT
10 - CLEAR
11 - HOLD

show serial I/P & O/P lines correctly.
// Circular shift, o/p will never go out.
I/P will be circular.



* CHARACTERISTIC EQUATIONS :-

Eqn: $Q^+ = f(\text{Inputs}, Q)$
which describes the behaviour of each FF such that they describe next state depending upon current state (I/P).

NEXT STATE TABLE OF SR FF:

S	R	Q	Q ⁺	
0	0	0	0	} retains
0	0	1	1	
0	1	0	0	} reset
0	1	1	0	
1	0	0	1	} set
1	0	1	1	
1	1	0	X	} don't care
1	1	1	X	

K-map

SR	00	01	11	10
0	0	1	0	0
1	1	1	X	X

$$Q^+ = S + \bar{R}Q$$

characteristic eqn of S-R Flip Flop.

* J-K Flip Flop:

Next State Table

J	K	Q	Q ⁺	
0	0	0	0	} retain
0	0	1	1	
0	1	0	0	} reset
0	1	1	0	
1	0	0	1	} set
1	0	1	1	
1	1	0	1	} toggle Effect
1	1	1	0	

JK	00	01	11	10
0	0	1	0	0
1	1	1	0	1

$$Q^+ = \bar{R}Q + S\bar{Q}$$

$$Q^+ = \bar{K}Q + J\bar{Q}$$

* D-Flip Flop:

Next State Table

D	Q	Q ⁺	
0	0	0	} reset
0	1	0	
1	0	1	} set
1	1	1	

D	Q	Q ⁺
0	0	0
1	1	1

$$Q^+ = D$$

* T-Flip Flop:

Next State Table


T	Q	Q ⁺	
0	0	0	} retains
0	1	1	
1	0	1	} toggles
1	1	0	

T	Q	Q ⁺
0	0	0
1	1	0

$$Q^+ = \bar{T}Q + T\bar{Q}$$

$$= T \oplus Q$$

* Encoders :



i_0	i_1	i_2	i_3	y_1	y_0
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

$$y_1 = i_2 + i_3$$

$$y_0 = i_1 + i_3$$

i 1 0 1 0 1 0 \rightarrow ? limitation

$$\therefore y_1 = i_2 + i_3 = 1 + 0 = 1$$

$$y_0 = i_1 + i_3 = 0 + 0 = 0$$

* Priority Encoder gives ~~the~~ priority to the highest bit.

It will give priority any to value \leftarrow X

i_0	i_1	i_2	i_3	y_1	y_0
1	0	0	0	0	0
X	(1)	0	0	0	1
X	X	1	0	1	0
X	X	X	1	1	1

1 0 (1) 0 1 0 ?


\rightarrow gives priority to this highest bit.

LP ISA-1 (Sample)

⑥. Assumption let Shop No. be 1-8.

s_3	s_2	s_1	s_0	f_1	f_0
0	0	0	0	X	X
0	0	0	1	1	0
0	0	1	0	1	0
0	0	1	1	0	1
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	0	1	X	X
1	0	1	0	X	X
1	0	1	1	X	X
1	1	0	0	X	X
1	1	0	1	X	X
1	1	1	0	X	X
1	1	1	1	X	X

If we solve using MUX:



s_2	s_1	s_0	f_1	f_0
0	0	0	1	0
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	0	0

Using DECODER:

