11/09/19

Chapter-02

SEQUENTIAL CIRCUITS



- part of memory system.
- It does not only depend on the i/p at that instant but it will also depend on the history of i/p or o/p (previous i/p or o/p).
- It is capable to store or hold bits.
- Two types: 1). Synchronous → (wait for rising edge to respond)
  2). Asynchronous
  ↳ respond fast)

★ BISTABLE

Every bistable element with a stable state is called STATE.



1 - Set.
0 - Reset.

S-R LATCH



S	R	
X	X	SET
0	0	SET
0	1	RESET
1	0	SET

	Q=0 $\bar{Q}$=1	Q=1 $\bar{Q}$=0
	RESET	SET ← (let i/p be)
10	SET	~~RE~~SET
00	RESET	SET

S	R	Q^+	$\bar{Q}^+$	
0	0	Q	$\bar{Q}$	← retains its previous state
0	1	0	1	reset
1	0	1	0	sets
1	1	0*	0*	undefined state → limitation of S-R latches



Block Representation of SR latch:



- Only when E is enabled i.e. High, ~~then~~ ~~only~~ if S-R latch will show the o/p. If E is disabled then. Irrespective of i/p, o/p will be retained only.

↳ Gated → SR-latch



Ques



★ Applications of SR Latch

1). SWITCH DEBOUNCER



Here the switch bounces whenever he ~~tr~~ try to make mechanical contact (i.e. on switch).

- To eliminate this bouncing effect, we use SR latch with Pulldown resistors.
- Pulldown resistor will pull the voltage of that point and make it 0 & will pull down the bounce as well.
- S-R latch is connected b/w the switch & o/p. & is known as Switch Debouncer.



latch = Asynchronous

★ D-LATCH :- (Data Latch)

Gated D-Latch



D	Q^+	$\bar{Q}^+$
0	0	1
1	1	0

if D=0 → S=0, R=1 → $\therefore Q=0$, $\bar{Q}^+=1$

D=1 → S=1, R=D → $\therefore Q=1$, $\bar{Q}^+=0$

* FLIP FLOPS:

- Transparency is the property exhibited by latch. It refers to the immediate change in o/p with change in i/p.
- while, there is no transparency in flip flop
- Flip flops are synchronous in nature.
- Clock is not present in latch whereas flip flops have clock.
- Latch is a high speed device whereas flip flops are not high speed.

SR Flip Flop: It consists of two GATED latches.

- Characterised into:

1). PULSE TRIGGERED (Master Slave flip flops)

2). EDGE TRIGGERED



M = master
S = SLAVE

- 1st SR latch is master & 2nd is SLAVE.
- Flip flops have capability to store the value. ∴ Slave ~~do~~ stores the state & master is responsible to the generation of new states.
- The state of 1st SR latch is the i/p to 2nd SR latch.

P.T.O

• In this master - slave set up, both will not be enabled at the same time.





	SLAVE ENABLED		Slave disabled		Slave Enabled
State of M	Retain (∵ M is disabled)	Retain (∵ M is disa.)	CHANGE (∵ M is enabled & it take new set of	Retain (∵ M is disab)	Retain ∵ (M is disabled)
State of S	Retain (∵ M is disabled & not giving o/p	Retain (∵ S is disab)	Retain (Even if M is changing, S is disabled)	Retain (∵ S is disab)	CHANGE (∵ M will give its state to S & will be ready for new set of I/P s)
State of FF	Retain (∵ S is retained)	Retain (∵ S is disab)	Retain (∵ S is retaining its value)	Retain (∵ S is retain)	CHANGE (∵ S is changing its state. ∴ Flip Flops states is also changed)

• Hence, we can observe that flip flop takes one compete cycle of CLOCK to change its state.

Thus, flip flops are ~~smaller~~ slower as compared to SR latches.

Disabled & Power Off is different.

Master is holding some value at o/p.

As soon as slave is Enabled, it changes its state.

Function Table: of SR Flip Flop

— : no clock

⎍ : with clock

	CLK	S	R	Q^+	$\bar{Q}^+$	
(0)	—	X	X	Q	$\bar{Q}$	
{	⎍	0	0	Q	$\bar{Q}$	(retain)
	⎍	0	1	0	1	reset)
	⎍	1	0	1	0	(set)
	⎍	1	1	0*	0*	(undefined)

Assuming that initial stage of flip flop is reset.

* Comparision b/w Latch & Flip Flop.

Latch	Flip Flop
① Transparency	No transparency.
② Asynchronous	Synchronous
③ clock is not present.	clock is present.
④ High speed	Low speed
⑤ Loose prev. data	can store prev. data
⑥ Building blocks are Gates.	Building blocks are Latches.



Assume state of flip flop is set.
∴ slave is also set.
∴ M is also set.

★ JK FLIP FLOP



↳ internal diagram



Function Table

CLK	J	K	Q^+	$\bar{Q}^+$	
0	X	X	Q	$\bar{Q}$	
⊓	0	0	Q	$\bar{Q}$	(Retain)
⊓	0	1	Reset		
⊓	1	0	Set		
⊓	1	1	$\bar{Q}$	Q	(Toggle Effect)

↳ For every clock cycle, it will set then reset then set then reset so on.

How JK flip flop overcomes the limitation of SR ~~Latch~~ FF?

- Describe the limitations of SR latch.
- Introduce the design of JK Flip Flop.
- Explain its working & toggle Effect, states of both.
- This is how, it overcomes.

1).



S-R Flip Flop

2).



J-K Flip Flop

3).



D-Flip Flop

(If External i/p in SR FF is shorted)

4).



T-Flip Flop

(If external i/p of JK FF is sorted)

Fuction table

CLK	D	Q^+	$\bar{Q}^+$	
0	X	Q	$\bar{Q}$	
⎍	0	0	1	(reset)
⎍	1	1	0	(set)

Function table

CLK	T	Q^+	$\bar{Q}^+$	
0	X	Q	$\bar{Q}$	
⎍	0	Q	$\bar{Q}$	(retain)
⎍	1	$\bar{Q}$	Q	(toggle)

★ SHIFT REGISTER :

SISO (serial in serial out)

SIPO (serial in parallel out)



8 Bit Shift Register

★ SISO Shift Register for 04-bit :



★ SIPO Shift Register for 04-bit :



★ PISO (also called Parallel-in Unidirectional Registers)

{Explain the operation with these steps:- Fig Next Page}

Steps

(I) $\bar{L}|S=0$

(II) Parallel load (P_{in_1}, P_{in_2}) ← Parallel I/p is loaded

(III) CLK ⊓⊔

} To load Parallel data to flip flops.

(IV) $\bar{L}|S=1$

(V) ⊓⊔ → As many shifts is req., that many clock cycle is taken.

} To perform shift of data.

PISO



* UNIVERSAL REGISTER :- (Universal Shift Register)

↳ It is a register which such a design that multiple operations can be performed.



reset. ← 00 CLEAR

change (opp.) ← 01 TOGGLE

10 SHIFT

11 HOLD.

Right - Shift

Ques Design a universal register to perform 3-Bit operations as below:

00 - SET
01 - LEFT SHIFT
10 - CLEAR
11 - HOLD

Show serial i/p & o/p lines correctly.
// Circular shift, o/p will never go out.
i/p will be circular.



★ CHARACTERISTIC EQUATIONS :-

$$Q^+ = f(\text{Inputs}, Q)$$

↳ Eqn which the describes the behaviour of each FF such that they describe next state depending upon current state (i/p).

NEXT STATE TABLE of SR FF :

S	R	Q	Q^+	
0	0	0	0	} retains
0	0	1	1	
0	1	0	0	} reset
0	1	1	0	
1	0	0	1	} set
1	0	1	1	
1	1	0	X	} don't care.
1	1	1	X	

K-map

S \ RQ	00	01	11	10
0	0	1	0	0
1	1	1	X	X

$Q^+ = S + \bar{R}Q$ → characteristic eqn: of S-R Flip Flop.

★ J-K Flip Flop:

Next state Table

J	K	Q	Q^+	
0	0	0	0	retain
0	0	1	1	
0	1	0	0	reset.
0	1	1	0	
1	0	0	1	set.
1	0	1	1	
1	1	0	1	toggle Effect.
1	1	1	0	

J \ KQ	00	01	11	10
0	0	1	0	0
1	1	1	0	1

$\therefore Q^+ = \bar{R}Q + S\bar{Q}$

$Q^+ = \bar{K}Q + J\bar{Q}$

★ D-Flip Flop:

Next State Table

D	Q	Q^+	
0	0	0	reset.
0	1	0	
1	0	1	set.
1	1	1	

D \ Q	0	1
0	0	0
1	1	1

$Q^+ = D$

★ T-Flip Flop:

Next State Table

T	Q	Q^+	
0	0	0	retains
0	1	1	
1	0	1	toggles
1	1	0	

K-map

T \ Q	0	1
0	0	(1)
1	(1)	0

$Q^+ = \bar{T}Q + T\bar{Q}$

$= T \oplus Q$

★ Encoders :



i_0	i_1	i_2	i_3	y_1	y_0
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

$y_1 = i_2 + i_3$

$y_0 = i_1 + i_3$

Ip 1 0 1 0 → 1 0 → ? limitation

$\therefore y_1 = i_2 + i_3 = 1+0 = 1$

$y_0 = i_1 + i_3 = 0+0 = 0$

★ Priority Encoder gives ~~this~~ priority to the highest bit.

i_0	i_1	i_2	i_3	y_1	y_0
1	0	0	0	0	0
X	1	0	0	0	1
X	X	1	0	1	0
X	X	X	1	1	1

It will give priority only to 1 ← value

1 0 1 0 → 1 0 ?

↳ gives priority to this highest bit.

LP ISA-1 (Sample)

(6). Assumption let shop No. be 1 – 8.

S_3	S_2	S_1	S_0	f_1	f_0
0	0	0	0	X	X
0	0	0	1	1	0
0	0	1	0	1	0
0	0	1	1	0	1
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	0	1	X	X
1	0	1	0	X	X
1	0	1	1	X	X
1	1	0	0	X	X
1	1	0	1	X	X
1	1	1	0	X	X
1	1	1	1	X	X

If we solve using MUX:



S_2	S_1	S_0	f_1	f_0
0	0	0	1	0
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	0	0

Using DECODER: