

INTRODUCTION TO Machine Architecture

- SIC → Simplified Instructional Computer
- This microprocessor is used in Systems.
 - 8 bit microprocessor.
 - Hypothetical machine.

→ Architecture of SIC m/c
→ Architecture of SIC/XE m/c
→ Sample programs of SIC m/c

} contents of ch-1.

* Architecture of a m/c :-

- refers to internal design of m/c
- memory bits supported by m/c
- registers supported by m/c
- data formats " " "
- instruction format allowed by m/c
- Addressing modes supported by m/c
- Instruction set " " " "
- Facilities to perform I/O

* ARCHITECTURE OF SIC MACHINE :-

- SIC supports 15 address bits.
- The no. of possible addresses are 2^{15}
- All locations are byte addressable i.e. every location stores 1 byte of data.

11110000
011....
0110...

In SIC machine, word = 3 bytes
SIZE

To store a WORD, three consecutive locations are considered.

It supports 5 registers :- A, X, L, PC, SW

All registers are ~~32~~ ²⁴ bit or 1 WORD.

A - Accumulator

X - Index register, used to access array elements.

L - Linkage register, used to store an add while sub-


PC - Program Counter, store add of next instruction ^{routine}.

SW - Status word, used to store flag operation.

Data Formats: SIC only supports

Integer Character
(24 bits) (8 bits)

Instruction Formats:



Address calculation depends on X :-

- If $X=0$, address is taken & then the control goes to that location & fetches data.
- If $X=1$, $add \leftarrow [X] + add$.

- If $x=0$, address is taken as effective add.
- If $x=1$, effective add is calculated as
 $\text{effective add} \leftarrow [x] + \text{address}$.


- Addressing modes:

- ↳ Direct (address)
- ↳ Indexed ($x + \text{address}$)


The purpose of addressing modes is how we access the data.

- Instructions:

- LDA // loading
- STA // storing
- ADD, MUL, DIV, SUB // Arithmetic operation




- For performing arithmetic operations, one of the data must be in 'A' (accumulator), other can be in memory location.



* I/O :

3 Instructions:-



- TD (Test device)
- RD (Read from I/O device)
- WD (Write to O/P device)

- TD → used to check whether I/O device or O/P device is ready or not.
- RD → used to perform reading from I/O device.
- WD → used to send data to O/P device.

Using these instructions, only 1 byte of data is transferred.

First, the data is transferred to accumulator 'A' but 'A' is of 24 bits, so data is stored in lower 8 bits of A.

* SIC/XE Machine Architecture:

- SIC/XE supports no. of add bits 20.
∴ Possible add = 2^{20} = 1 M byte.
- It is an improved version of SIC/XE.

- It supports several instr. formats & several add modes as compared to SIC.

- Registers: { A, X, L, PC, SW }
 { B, S, T, F }
 - All registers of size - 32 bits except F.

A : accumulator

→ 32 bits

X : Index reg , arr[X]

L : Linkage reg

PC : Program counter , to point to next inst.

SW : Status word

B : Base register

S : } general purpose

T : } working registers


F : Floating point register

Data Formats:

- Integer → 32 bits WORD = 32 bit

- Floating Pt. → 48 bits

- Characters → 8 bits



$$= \frac{0.52}{10} \times \frac{1}{1000} \\ = 0.0002$$

• Instruction formats: 4 inst. formats are supported.

- f1 - 1 byte // only opcode & no operands
- f2 - 2 bytes // the opcodes using 1 byte, operands 4-4 bits.
- f3 - 3 bytes
- f4 - 4 bytes

E.g f1: **RSUB** // return from Subroutine
 Code for RSUB is 50. **0110 0000**
 // do not refer memory 1 byte.

f2: **ADDR A, S** // They do not refer
 memory.

opcode	R1	R2
8 bits	4	4

 = 16 bits = 2 bytes.

f3: 3 bytes flags

opcode	n	i	x	b	p	l	e	dispacement
6 bits								12 bits

base program counter relative mode
 indirect addressing relative add mode
 indexed addressing immediate addressing

distinctness b/n f3 & f4.

e-bit 0 : f3 [opcode] 6 flags | displacement
 1 : f4 12 bits

$f_4:$	opcode 6 bits	n i x b p e	20 bits memory address
--------	------------------	-----------------------	---------------------------

• Addressing Modes: depends on previous flags
 n, i, x, b, p, e

f_3, f_4

opcode 6 bits	n i x b p e	displacement : 12	$\rightarrow f_3$
		mem. address : 20	$\rightarrow f_4$

$n = 0, i = 1$

Immediate Addressing Mode
e.g. $a_1 = a_2 + \textcircled{45} \rightarrow \text{immediate}$

$n = 1, i = 0$

Indirect Addressing Mode
• we compute Effective Address (EA)

$$\text{let } E.A = 2000$$

It will go to 2000 add



& whatever content is

there, it is taken as

add. not the data.

$$\text{If, } EA = 2000$$

$\therefore \text{data} = \text{content at } 3000$



• EA gives add & using that add we get data.

• Similar to pointer concept in C.

$e = 0$ format 3

$e = 1$ format 4

In case of format 4, whatever address is there we take it as the effective add.

In case of format 3, Effective Add is calculated using displacement.

To Compute EA :-

If $x = 1$, $EA = [x] + \text{displacement}$

then we refer to the EA to get data.

We refer an address to get 1 word.

Let add = 1000 1000

\therefore data = 563412

(3 consecutive
location's / bytes)

12	1 byte
34	1 byte
56	1 byte

If $b = 1$, Base Relative Addressing Mode

$EA = B + \text{displacement} \rightarrow \{0, \dots, 4095\}$

$P = 4$

, Program Counter Relative Addressing mode

$EA = PC + \text{displacement} \rightarrow 2^{12} = 4096$

-2048...+2047

02/01/2021

29/12/2020

Synchronous Class [01]

* System Software: consists of a variety of programs that support the operation of a computer

E.g: OS, Assemblers, Linkers, Loaders, Compilers,

• Assembly to machine code conversion → Assemblers

* SIC:

- 32 K bit memory
- 05 registers of each 24 bits.
- Data format is of 02 types:
integer (24 bits) character (8 bits).
- 02 addressing modes.

DIRECT ADDRESSING MODE EXAMPLE

1). LDA TEN 8 1 15

2). STCH BUFFER,X [opcode] X [Address]

Given LDA = 00h , STCH=54H , TEN=1000
Buffer = 1000

opcode	X	Address
00000000	0	0010000000000000

∴ Direct AM

LDA is RAM

Now, group them in bits of 4 from left.

∴ 0000,0000,0001,0000,0000,0000,
∴ Machine Value is : 001000

what is the machine value that we get?

(ii) STCH Buffer, X $STCH = 54h$
 Buffer = 1000

→ Indexed Add mode ($\ddot{\circ} STCH$) .

↳ 01010100 | 0 | 0010000000000000

Machine Value : 549000

{ Address line should be in range }
0000 ————— FFFF }

* SIC/XE :

- 2²⁰ memory.
- 4 Inst format.
- 6 addressing modes.

Ques : Solve the following examples :-

(i) LDA #3

Given LDA = 00H
(Immediate addressing mode, $\ddot{\circ} \#3$)
format 3 or format 4.

↳ If Inst is appended with
'+' at beginning .

$\ddot{\circ}$ format 3 ✓

opcode(6)	n	i	x	b	p	e	displacement
0000 0000	0	1	0	0	0	0	0000 0000 0011

• Immediate value will be written in displacement
 \therefore Machine Value : 01 0003 h

If it is format 4 → put $n=1$, $r=1$, $x=0, b=0$, $p=0$, $e=0$
neither addressed nor indexed

(ii) + JSUB RDREC

JSUB = 4B

↳ format 4 instruction:

∴ Address = 20 bits

6 bits	20 bits									
opcode	n	r	x	b	p	e	memory			
0100 000100	1	1	0	0	0	1	0000	0001	0000	0011 0110

↓
10

first 6 bits of opcode P.e. 4B

4B → 01001011

1036 →

0000 0001 0000 0011 0110
append

∴ we need

20 bits.

∴ it becomes

01036

∴ Machine Code : 4B101036

PIR STX LENGTH

// Base Relative Addressing

mode.

// format 3.

Given: EA = 0033, [B] = 0033

EA = [B] + Disp

Also has STX = 10

Here, ∵ EA = [B]
∴ disp = 00n.
0100 | 00 | 10 | 1 | 0 | 1 | 0 | 0 | 0000 0000 0000

∴ Machine code : 134000

~~extended~~
 $e=1$

apply STL RETADR

Given: RETADR = 0030, PC = 0003

// PC relative add mode.

We know

// format 3.

$$EA = [PC] + Disp$$

$$STL = 14$$

Hence, EA = RETADR

$$\therefore Disp = 0D \rightarrow 00101101$$

* SIC/XC Inst & addressing modes:

Hex → 00 032600

↓

0000 0011 0010 0110 0000 0000

displacement = 600

$$\therefore EA = [PC] + Disp$$

$$\therefore EA = [PC] + 600$$

opcode n ix b pe

↓

↓

neither

direct

PC format 3

nor indexed rel

Hence, PC = 3000

∴ load into A register

$$\therefore EA = 3000 + 600$$

$$= 3600 \leftarrow \begin{matrix} \text{target} \\ \text{address} \end{matrix}$$

the contents of address 3600.

∴ A ← 103000 (given at addr 3600)

(PP) Hex \rightarrow 00C300

0000 0011 1100 0011 0000 0000
↓ ↓ ↓ ↓ ↓ ↓
opcode n i x b p e
= LDA // format 3
// x=1
// b=1
displacement = 300
 $EA = [X] + [B] + \text{displacement}$
+ here, $X = 000090$
 $B = 006000$

Content at 006390
is 00C303

$$\therefore EA = 006000 + 000090 + 300 \\ = 0006390$$


$\therefore A \leftarrow 00C303$

↑
target address

CHAPTER-02

Assembler

- Assembler is a System software.
- It takes an Assembly program as I/P & produces machine level codes.




Examples of system software:

- Assemblers
- Loaders
- OS
- compilers

* Content:

- Machine dependent features
- Machine independent features
- Types of Assembler



* Machine dependent features:

Features that vary from machine to machine.

E.g. SIC, SIC/XE, 4 Inst formats

E.g. Assembler for microprocessor 8085
may vary from that of Pentium.

* Machine Independent features: There are some features that do not depend on architecture of the machines, such as machine independent features.

* Types Of Assembler:

- 1). One Pass → transfer of ALP to MLP
- 2). Two Pass by scanning ALP only once.
- 3). Multi Pass

Two Pass
scans ALP twice for conversion from ALP to MLP.

- During first scan, some operations are performed.
- Conversion is completed after 2nd scan.

Multi Pass

goes through ALP several times for converting ALP into MLP.

Video 2: FUNCTIONS OF ASSEMBLERS

* Need of two-pass Assembler :-

E.g. S1 →

back: S2 →

~~ta~~ JMP next (forward reference)

S3 →

next: S4 →

JMP back (backward reference)

- In case of forward reference, such as JMP next first the address of 'next' is not known in the first pass.
- So, it becomes difficult or impossible for the assembler to jump to that address in a single pass.
- So, two-pass assemblers are required. However, it is ~~ok~~ fine for the backward references.
- Thus, we need two-pass assemblers due to forward references, as the addrs of the forward references are not known.
- So, most of the assemblers uses 2 pass assembly for conversion of ALP to MLIP.

* Functionality of a 2 pass Assembler:

```

1000  JMP    next
1003  ADD    SUM
1006  SUB    SUMI
next: MUL    XYZ
  
```

```

1012  SUM   RESW 1
  
```


```

1015  SUMI  RESW 1
  
```

```

1018  XYZ   RESW 1
  
```

- 2 pass assemblers perform two passes.
- During 1st pass, addresses are assigned.
- Every instruction is replaced by the machine code.



• SYMBOL TABLE

next	1009
SUM	1012
SUMI	1015

- It also processes ~~is~~ assembler directives

E.g. ~~1012~~ SUM RESW 100
~~1015~~ SUMI RESW 1

$$\begin{aligned}
 & 1012 + (100 \times 3) \\
 & 1012 + 300 \\
 & = 1312
 \end{aligned}$$

∴ 3 major tasks in Pass 1 are :

(i) Assigning addresses

(ii) Storing symbols in Symbol table

(iii) Processing some of the assembler directives. i.e. specified amount of memory is reserved for particular variables.

• During pass 2, the statements are translated into machine code.

• Now, there is another table OPTAB.

It includes every instruction (opcode) & its code.

E.g.

ADD	- 70
SUB	- 99
MUL	- 77

∴ ADD sum

↳ refers SYMBOL TABLE, gets 1012
↳ refers OPTAB, gets 70

∴ machine code 70 1012.

• Constants are also converted into binary form in pass 2. E.g. EOF → 474849.

• It also checks whether it is valid instruction or not, by referring to OPTAB in Pass 1.


- If the opcode is present in SYMTA OPTAB,
it is valid statement, else not.

* Video 4: Object Program Generation

- In SIC machine, all instructions are represented using 24 bits hex representation.
- One hex digit represents 4 bits
& we have 6 digits, so, 24 bits.

ALP	<u>SIC</u>	MLP
S1		701234
S2		412567
S3		812354
S4		124512

- DB types of records are used:
 - Header [H - name, start add, length, ...]
 - Text [T (several lines) - M/C level code]
 - End. [E - start add of the program]



- M/C code is represented in the form of:

H
T
T
E }
Header, text, end.

06/01/2021

SS Class [02]

SIC PROGRAMMING EXAMPLES

Ques To store 5 in ALPHA & z in C1

```
LDA FIVE      // Load constant 5 into Register A
STA ALPHA     // STORE in ALPHA
LDCH CHARZ    // Load character 'z' into register A
STCH C1       // STORE in character variable C1
```

:

```
ALPHA RESW 1      // ONE-WORD VARIABLE
FIVE WORD 5        // ONE-WORD CONSTANT
CHARZ BYTE C'z'    // ONE-WORD CONSTANT
C1 RESB 1          // ONE-WORD VARIABLE
```

Ques Same program in SIC/XE


```
LDA #5      // Load value 5 into register A
STA ALPHA   // STORE in Alpha
LDA #90     // Load ASCII code for 'z' into reg A
STCH C1     // STORE in char variable C1

:
ALPHA RESW 1      // One-WORD VARIABLE
C1 RESB 1          // One-WORD VARIABLE
                   BYTE
```


- LDA → load into accumulator a no.
- LDCH → load into accumulator a character.
- STA → If storing in number form.
- STCH → If storing in character form.

* JLT (Jump less than) will check the given value with 'A'. If less, then jump.


Ques: ALPHA



BETA



GAMMA



Contents of ALPHA & BETA are summed up & results are stored in GAMMA.

* Using SIC :-

LDA	ZERO	$\{ \Gamma[I] = \text{Alpha}[I] + \text{Beta}[I]$ $I = 0 \text{ to } 100$
STA	INDEX	
ADDLP	LDX INDEX	// load index value into reg. X
LDA	ALPHA,X	// Load word from Alpha into reg.
ADD	BETA,X	// Add word from Beta & store in
STA	GAMMA,X	// Store the result in a word in Gam
LDA	INDEX	// Add 3 to Index value
ADD	THREE	
STA	INDEX	
COMP	K300	// Compare new index value to 300
JLT	ADDLP	// Loop if index is less than 300
.		
.		
.		

INDEX RESW 1

ONE-WORD VARIABLES FOR INDEX VA

• ARRAY VARIABLES - 100 WORDS E

ALPHA RES10 100

BETA RES10 100

GAMMA RES10 100

• ONE WORD CONSTANTS

ZERO WORD 0

K300 WORD 300

THREE WORD 3

* Using SIC/XE :-

```

LDS , #3           // Initialize reg S to 3
LDT , #300         // Initialize reg T to 300
LDX , #0           // Initialize index reg to 0
ADDLP  LDA • ALPHA,X // Load word from Alpha into Reg
ADD    BETA,X       // Add word from beta
STA    GAMMA,X     // Store the res in a word in gamma
ADDR  S,X           // X ← X + 5
COMPR X,T           // Compare new index value to 300
JLT   ADDLP          // Loop, if index value is less than
:
:
ARRAY VARIABLES -- 100 words each

```

```

ALPHA RESW 100
BETA  RESW 100
GAMMA RESW 100

```

Ques: To read 1 byte of data from device F1 & copy it to device 05.

```

INLOOP TD INDEV // Test I/O device
JEQ INLOOP // Loop until device is ready
RD IDEV // Read one byte into reg A
STCH DATA // Store byte that was read
:
:
OUTLP TD OUTDEV // Test I/O device
JEQ OUTLP // Loop until device is ready
LDCH DATA // Load data byte into register A
WD OUTDEV // Write one byte to I/O device
:

```

DATA SEGMENT

```

INDEV BYTE X'F1' // Input device no.
OUTDEV BYTE X'05' // Output device no.
DATA RESB 01 // ONE-BYTE Variable.

```

PURPOSE : To read 100 bytes of record from an I/O device into memory.

JSUB READ	JSUB READ
READ LDX ZERO	READ LDX P #0
RLOOP: TD INDEV	LDT #100
JEQ RLOOP	RLOOP: TD INDEV
RD INDEV	JEQ RLOOP
STCH RECORD,X	RD INDEV
TIX K100	STCH RECORD,X
JLT RLOOP	TIXR T
RSUB	JLT RLOOP
	RSUB //exit subroutine
INDEV BYTE X'F1'	INDEV BYTE X'F1'
RECORD RESB 100	RECORD RESB 100
ZERO WORD 0	
RECORD WORD 100	
SIC	SIC/XE

Chapter-02

Assembler

Synchronous class
& continued

* Funcⁿ of Assembler:

- 1). Convert mnemonic op. codes to their m/c lang. equivalents

E.g. STL → 14 (line 10)

- 2). Convert symbolic operands to their equivalent m/c address

E.g. RETADR → 1033 (line 10)

- 3). Build the machine inst in the proper format

- 4). Convert the data const to internal m/c representations.

E.g. EOF → 454F46 (line 80)

- 5). Write object program & the assembly listing.

E.g -

102A

EOF

BYTE

C'EOF'

102D

THREE

WORD

3

1030

ZERO

WORD

0

1033

RETADR

RESW

1

; 1 ∵ increment by 3

1036

LENGTH

RESW

1

If 2, ∵ by $3 \times 2 = 6$

103A 1039

BUFFER

RESB

4096

→ 4096 bytes

2037

RDREC

LDX

ZERO

In hex 1000

* SYMTAB :

→ Usage -

Pass 1 : Labels are entered into SYMTAB with their add (from LOCCTR) as they are encountered.

Pass 2 : Operands are looked up into SYMTAB to convert into m/c codes.

* Pass 1 Algorithm :

begin

read first input line

If OPCODE = 'START' then

begin

 Save # [OPERAND] as starting address

 Initialize LOCCTR to starting address

 write line to intermediate file

 read next input line

end {if START}

else

 Initialize LOCCTR to 0

 while OPCODE ≠ 'END' do

 begin

 if this is not a comment line then

 begin

 if there is a symbol in the LABEL field

 begin

search SYMTAB for LABEL
if found then
 set error flag (duplicate symbol)
else
 Insert (LABEL, LOCCTR) into SYMTAB
end {if symbol}
Search OPTAB for OPCODE
if found then
 add 3 if first, length to LOCCTR
else if OPCODE = 'WORD' then
 add 3 to LOCCTR
else if OPCODE = 'RESW' then
 add 3 # [OPERAND] to LOCCTR
else if OPCODE = 'RESB' then
 add # [OPERAND] to LOCCTR
else if OPCODE = 'BYTE' then
begin
 find length of constant in binary
 add length to LOCCTR
end {if BYTE }.

* Object Program:

• Header Record -

Col 1	H
Col 2-7	Program name
Col 8-13	Starting address (hex)
Col 14-19	Total length of the particular program (End - Starting add).

Class 3

11/01/2021

* Machine Dependent Features:

- Inst formats & add modes.
- program relocation.

* Machine Independent :-

→ Immediate add

op #c

Indirect add

op @m

PC or base relative

op m

extended format

op m

Indexed addressing

op m,x

SIC | XE +3 → format 3
+4 → format 4

E.g.

line	loc	source	prog	oc
5	0000	COPYV	START 0	
10	0000	FIRST	STL RETADR	17202D
12	0003	LDB	#LENGTH	69202D
13	0006	CLoop	+JSOB RDREC	4B101036
15	000A	LDA	LENGTH	
1	000D	COMP	#0	
	0010	JEQ	ENDFIL	
	0013	+JSUB	WRRREC	
	0017	J	CLoop	
001A	ENDFIL	LDA	EOF	
001D		STA	BUFFER	
0020		LDA	#3	
0023		STA	LENGTH	
0026		+JSUB	WRRREC	
002A		J	@RETADR	
80	002D	EOF	BYTE C'EOF'	
95	0030	RETADR	RESW 1	
100	0033	LENGTH	RESW 1	
105	0036	BUFFER	RESB 4096	+1000 to 4096 ∴ 4096 dec ↳ = 1000 hex
105	1036	RDREC	CLEAR X	
			CLEAR A	
			CLEAR S	

If REEW then $\frac{3 \times 100}{3} = 300$

SIC | xf

PC relative

E.g:

FIRST STL RETADR (17202D)

Ans

OP(6) {n|i|x|b|p|e} disp(12)
 $(14)_{16}$ 1 1 0 0 1 0 $(02D)_{16}$

$$\text{disp} = \text{RETADR} - \text{PC} = 30 - 3 = 2D$$

∴ 000101 | 10010 | 0000 | 0010 | 1101
 1 7 2 0 2 D

• LDB #LENGTH given LENGTH = 0033

// Immediate add mode LDB = 08

opcode(6)	n	i	x	b	p	e	disp(12)
011010	0	1	0	0	1	0	0000 0010 1101
6	9		2		0	2	D

format (9) → disp(12)

$$\therefore 0033 - 0006 = 2D \rightarrow 02D$$

↳ PC value

for 12 bits

∴ OC → 69202D

(48) ↑ (1036)

• CLOOP +JSOB RDREC // format 4

OP(6)	n	i	x	b	p	e	memory (20 bits)
001000	1	1	0	0	0	1	0000 0001 0000 0011 0110
010010							↑↑↑↑↑
01001000	4	B			0	1	0 3 6

$$\therefore OC = 4B101036$$

If we consider PC rel & we get
add then we can say it is base
relative. ∵ no base value
given.

00 → 0033
• LDA LENGTH

(PC relative)

(Ans → 032026)

000000	n	i	x	b	p	e	
	1	1	0	D	1	0	
							0026

∴ 032026.

0033 - PC

$$0033 - D = 26$$

→ 28

• COMP #0

OP(6)	n	i	x	b	p	e	disp(12)
001010	0	1	0	0	0	0	0000 0000 0000
2	9			0			
0000 - 0010 = -10							

CHAPTER-1

Self Study

* SIC Machine Architecture:-

- SIC is a hypothetical computer that includes the hardware features most often found on real machines.
- It stands for Simplified Instructional Computer.
- There are two versions of SIC :-
 - (i) Standard model
 - (ii) Extension model (XE)

* Memory:-

- SIC supports 15 address bits.
- The no. of possible addresses are $2^{15} = 32768$.
- Thus, 32768 bytes in the computer memory.
- All locations are byte addressable i.e. every location stores 1 byte of data.
- In SIC machine, WORD size = 3 bytes i.e. 3 consecutive bytes form a word (84 bits).

* Registers :-

- There are 05 registers supported in SIC.
- All of them are 24 bits in length.

A

0 Accumulator, used for arithmetic operations.

X

1 Index register, used for addressing.

L

2 Linkage register, JSUB // stores return address.

PC

B Program Counter


SW

9 Status word, including Cc

* Data Formats :-

- SIC only supports Integer & Character.
- Integers are stored as 24 bit binary numbers.
- 8 bit ASCII codes are used for characters.
- SIC does not support floating-point hardware.

* Instruction Formats:-



- The instruction format for SIC is 24 bit long.
- First 8 bits are used for opcode.
- Followed by 01 bit for 'x'.
- Then, 15 bit displacement.
- Here, x-bit represents the addressing mode.

* Addressing Modes:-

- It refers to the way in which the operand of an instruction is specified.

• There are 02 addressing modes in SIC:-

<1> Direct



$$x = 0$$



target = address
add

<11> Indexed



$$x = 1$$



target = address + [x]
add

* Instruction Set :

1). Data Transfer Group -

- LDA : load data into accumulator
- LDX : load data into index register
- LD1 : load data into linkage register
- LDCH : load character into accumulator
- STA : store the contents of A into memory
- STX : store the contents of X into memory
- STL : store the contents of L into memory
- STSW : store the contents of SW into memory

2). Arithmetic group of instructions -

- ADD
- MUL
- SUB
- DIV

• All arithmetic operations involve register A and a word in memory, with the result being left in the register.

3). Logical group of Instructions -

- AND
 - OR
- Both involve register A and a word in memory, with the result being left in the register. Condⁿ flag isn't affected.

• COMP → compares the value in integer register A ($<$, $>$, $=$) with a word in memory, the inst sets a condition code cc to indicate the result.

4). Branch Group of Instructions -

a). Conditional Jump Instructions :-

- JLT

- JE

- JGT

- these inst test the setting of CC ($<$, $=$, $>$) & jump accordingly.

b). Unconditional Jump instructions:-

- J → this inst without testing the setting of CC, jumps directly to assigned memory.

c). Subroutine Linkage:-

- JSUB - jumps to subroutine, placing the return address in register L.

- $L \leftarrow PC$, $PC \leftarrow$ subroutine address.

- RSUB - RSUB returns by jumping to the address contained in register L.

- $PC \leftarrow L$

* Input & Output:

I/O & op are performed by transferring 1 byte at a time to or from the rightmost 8 bits of register A.

- TD // test device , tests whether the addressed device is ready to send or receive a byte data .

If CC = '<' the device is ready

CC = '=' the device is not ready.

- RD //read data .

// data from the input device specified by the memory is read into A lower order byte .

- WD // write data .

// Data is sent to output device specified by the memory .

- TIX // increments the content of X and compares its content with memory .

Depending on the result the condn flags are updated

if $(X) < (m)$ then CC = '<'

$(X) = (m)$ then CC = '='

$(X) > (m)$ then CC = '>'

1000 1000
300 300

* SIC/XE Machine Architecture :-

- It is an extended version of SIC machine.

* Memory :-

- SIC/XE supports 20 address bits.
- Thus, 2^{20} bytes in computer memory.
- The memory structure is same as that for SIC.

* Registers :- In addition to A, X_L, P.C, SW, it has B, S, T, F registers.


- All registers are 24 bits except F (48 bits).

No.

- | | | |
|---|---|--------------------------------------|
| B | 3 | Base register, used for addressing |
| S | 4 | General working register |
| T | 5 | General working register |
| F | 6 | Floating-point accumulator (48 bits) |

* Data formats :- SIC/XE supports :

- Integer \rightarrow 24 bits
- Fraction \rightarrow 48 bits \rightarrow Floating point
- Character \rightarrow 8 bits



$$\text{abs value} = \text{frac} * 2^{(\text{exp} - 1024)}$$

* Instruction Formats :

format 1 & 2 are instructions that do not refer memory at all.

		6 bit
Format 1 (1 byte)	opcode	
	8	4
Format 2 (2 bytes)	opcode	α_1
	8bit	4bit
	α_2	4bit
Format 3 (3 bytes)	opcode	$n i x b p e \text{displacement}$
	6	1 1 1 1 1 12
Format 4 (4 bytes)	opcode	$n i x b p e \text{address}$
	6	1 1 1 1 1 1 80

$n \rightarrow$ indirect addressing

$i \rightarrow$ immediate addressing

$x \rightarrow$ indexed addressing

$b \rightarrow$ base addressing

$p \rightarrow$ pc relative addressing

$e \rightarrow \{0 \rightarrow f^3\}$
 $\{1 \rightarrow f^4\}$

extended only for f^4 , $e=1$, $n=1$, $i=1$

LDA (NUM) \rightarrow (NUM)-PC if PC $>$ NUM \rightarrow base address + offset
base relative address offset

Exercise 1.3 Pg-40

1). $\text{ALPHA} = \text{BETA} * \text{GAMMA}$ for SIC

Chapter 01 (LP)Introduction to machine architecture

1). Define System Software & give examples.

System software consists of a variety of programs that support the operation of a computer.

Examples : Operating system, System compiler, assembler, macro processor, loader or linker, debugger, text editor, dbms & software engineering tools.

2). Difference between System software and application software.

- System software consists a variety of programs that support the operation of a computer.
- Application software focuses on an application or problem to be solved.

3). List the addressing modes of SIC & SIC/XE with one example each.

SIC: There are two addressing modes in SIC.

<i> Direct

($X=0$)

target add = add

e.g.: LDA TEN

<ii> Indexed

($X=1$)

target add = add + [X]

e.g.: STCH Buffer, X

SIC/XE:

<i> Base Relative:

$n=1 \quad r=1 \quad b=1 \quad p=0$

<ii> PC relative :

$n=1 \quad r=1 \quad b=0 \quad p=1$

<iii> Direct :

$n=1 \quad r=1 \quad b=0 \quad p=0$

<iv> Immediate :

$n=0 \quad r=1 \quad x=0$

<v> Indirect :

$n=1 \quad r=0 \quad x=0$

<vi> Indexing :

$n=0, r=0/1, x=1$

<vii> Extended :

$e=1$

A Rule 1:

e=0 : format 3

e=1 : format 4

• format 3 →

- b=1, p=0 (base relative)

- b=0, p=1 (PC relative)

- b=0, p=0 (direct addressing)

• format 4 →

- b=0, p=0 (direct addressing)

- x=1 (Index)

- p=1, n=0 (Immediate)

- p=0, n=1 (Indirect)

- p=0, n=0 (SIC)

- p=1, n=1 (SIC) $x \in$ for SIC compatibility

Rule 2 :

i=0 n=0 (SIC)

b, p, e is part of the address

* Base Relative →

$0 \leq \text{disp} \leq 4095$ \rightarrow decimal
(FFF)

* PC Relative →

$-2048 \leq \text{disp} \leq 2047$
(7FF)

LDX=04

LDA=00

LDB=68

STA=0C

ADD=18

TIX=2C


JLT=38

RSUB=4C

★ SIC | XE :-

loc	length	label	Mnemonic	operand	object code
	3	SUM	START	0	
0000	3		LDX	#0	050000
0003	3		LDA	#0	010000
0006	4		+LDB	#TABLE2	69100000
			BASE	TABLE2	
000A	3	LOOP	ADD	TABLE,X	1BA013
000D	3		ADD	TABLE2,X	1BC000
0010	3		TIX	COUNT	2F200A
0013	3		JLT	LOOP	3B2FF4
0016	4		+STA	LOOP	
001A	3		RSUB		
001D	3	COUNT	RESW	1	
0020	2000×3 = 1770	TABLE	RESW	2000	
1790	2000×3 = 1770	TABLE2	RESW	2000	
2F00	3	TOTAL	RESW	1	
2F03			END	FIRST	

BY LDX #0



$$0C = 050000$$

<ff> LDA #0

	n	i	x	b	P	e	disp (12)	
	0000	00	01	0	0	0	0000	0000 0000
	00	0	1	0	0	0	0	0
	00000000	OC = 01000000						

<ff> +LDB #TABLE2

	n	i	x	b	P	e	add (20)	
	0010	10	01	00	00	01	011100	
	0010	10	01	00	00	01	000000	
	00000000	OC = 1B100000						

<fv> ADD, TABLE,X

	n	i	x	b	b	e	disp (12)	
	0001	10	1	1	1	0	1	0
	0001	10	1	1	1	0	013	
	1	B						

$$\text{add} = \text{TA} - \text{PC}$$

$$= 0020 - 0000$$

$$= 13 \rightarrow \text{PC}$$

$$OC = 1BA013$$

<fv> ADD, TABLE2,X

	n	i	x	b	P	e	disp (12)	
	0001	10	1	1	1	1	0101	000
	0001	10	1	1	1	1	0101	000
	1	B						

$$\text{add} = 1790 - 0010$$

$$= 1780 \rightarrow \text{dec}: 6016 (> 4095)$$

∴ Base relative ∴ disp = TA - BASE

$$= 1790 - 1790 \\ = 00$$

$$OC = 1BC000$$

LVIIX TIX COUNT
 001D \leftrightarrow TIX COUNT
 0013
 $n=1$
 $p=1$
 $x=0$
 $b=$
 $p=$
 $disp = 001D - 0013$
 $= A \rightarrow +ve$
 $\underline{FF4}$

LVIIIX TIX COUNT

op(6)	n	i	x	b	p	e	disp(12)
0010	1	1	0	0	0	0	01D
$\underbrace{\hspace{1cm}}_2 E$			$\underbrace{\hspace{1cm}}_0$			01D	

$$DC = 2E001D$$

0010	n	p	x	b	p	e	disp(12)
11	1	1	0	0	1	0	00A
$\underbrace{\hspace{1cm}}_2 F$			$\underbrace{\hspace{1cm}}_2$			00A	

$$disp = TA - PC$$

$$= 001D - 0013$$

$= A \rightarrow +ve \therefore PC$ relative

$$DC = 2F200A$$

LVIIIJ TLT LOOP

0011	10	n	i	x	b	p	e	disp(12)
10	1	1	0	0	1	0	0	FF4
$\underbrace{\hspace{1cm}}_3 B$			$\underbrace{\hspace{1cm}}_2$					

$$disp = \text{LOOP} \quad TA - PC = 000A - 0016$$

$$= FFF4 \rightarrow \text{dec: } -12$$

~~to Base relative~~

PC relative

~~$\therefore disp = TA - BASE$~~

~~$= 000A - 1790$~~

~~$= FEGFA \rightarrow \text{dec: } -6022$~~

$$disp = TA - PC$$

$$= FFF4 \rightarrow -12 \checkmark \text{PC}$$

H <name of program> - - - start^o add ⁽⁶⁾ end^o add ⁽⁶⁾ length

T & starting add, ^{1E} ^{→ 30} - - - first 10 records OC.

T & starting add
of 11th record ³⁰⁻⁹ ^{= 21} ^{= 15 Hex} - - - ~~first~~ next 10 records OC.

T & -

E & starting address