

Class:	CPE300L Digital Systems Architecture and Design 1001		Semester:	Fall 2024
Points		Document author:	Narek Kalikian	
		Author's email:	kalikn1@unlv.nevada.edu	
		Document topic:	Postlab 7	
Instructor's comments:				

1. Introduction / Theory of Operation

In this lab, we gained important experience designing and implementing a complete single-cycle processor with a subset of MIPS instructions. We added jump register and jump-and-link instructions to the single-cycle instruction set and learned how different components of the processor such as the datapath, controller, and decoders need to be changed to allow for these additional instructions.

2. Description of Experiments

Experiment 1 - Changes Made to Verilog Code:

- Added JR case based on necessary alucontrol value

```
51         3'b111:
52         begin
53             if ( a < b)
54                 out = 1;
55             else
56                 out=0;
57         end
58         3'b100:
59         begin
60             out = a;
61         end
62     endcase
63 end
64 endmodule
65
66 module aludec (input [5:0] funct,
67               input [1:0] aluop,
68               output reg [2:0] alucontrol);
69     always @ (*)
70
71     case (aluop)
72         2'b00: alucontrol <= 3'b010; // add
73         2'b01: alucontrol <= 3'b110; // sub
74         default: case(funct) // RTYPE
75             6'b100000: alucontrol <= 3'b010; // ADD
76             6'b100010: alucontrol <= 3'b110; // SUB
77             6'b100100: alucontrol <= 3'b000; // AND
78             6'b100101: alucontrol <= 3'b001; // OR
79             6'b101010: alucontrol <= 3'b111; // SLT
80             6'b001000: alucontrol <= 3'b100; // JR
81             default: alucontrol <= 3'bxxx; // ???
82         endcase
83     endcase
84 endmodule
85
```

- Added JR signal to controller and datapath port lists. Added one new MUX, rewired existing connections, and added one new wire for the output of the new MUX.

```
87 module controller (input [5:0] op, funct,
88                   input zero,
89                   output memtoereg, memwrite,
90                   output pcsrc, alusrc,
91                   output regdst, regwrite,
92                   output jump,
93                   output jr,
94                   output [2:0] alucontrol);
95     wire [1:0] aluop;
96     wire branch;
97     maindec md(op, memtoereg, memwrite, branch,
98               alusrc, regdst, regwrite, jump,
99               aluop, jr);
100     aludec ad (funct, aluop, alucontrol);
101     assign pcsrc = branch & zero; //does it here because the logic is outside of main decoder and ALU decoder
102 endmodule
103
104 //got all control signals
105 module datapath (input clk, reset,
106                 input memtoereg, pcsrc,
107                 input alusrc, regdst,
108                 input regwrite, jump,
109                 input jr,
110                 input [2:0] alucontrol,
111                 output zero,
112                 output [31:0] pc,
113                 input [31:0] instr,
114                 output [31:0] aluout, writedata,
115                 input [31:0] readdata);
116
117 //defines all internal wires
118 wire [4:0] writereg;
119 wire [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
120 wire [31:0] signimm, signimmsh;
121 wire [31:0] srca, srcb;
122 wire [31:0] result;
123 wire [31:0] MUX3out;
124 // next PC logic
125
126 flopr # (32) pcreg(clk, reset, pcnext, pc);
127 adder pcadd1 (pc, 32'b100, pcplus4);
128 sl2 immsh(signimm, signimmsh);
129 adder pcadd2(pcplus4, signimmsh, pcbranch);
130 mux2 # (32) pcbrmux(pcplus4, pcbranch, pcsrc, pcnextbr);
131 mux2 # (32) pcmux(MUX3out, pcplus4[31:28], instr[25:0], 2'b00, jump, pcnext);
132 // register file logic
133 regfile rf(clk, regwrite, instr[25:21],
134            instr[20:16], writereg, result, srca, writedata);
135 mux2 # (5) wrmux(instr[20:16], instr[15:11], regdst, writereg);
136 mux2 # (32) resmux(aluout, readdata, memtoereg, result);
137 signext se(instr[15:0], signimm);
138 // ALU logic
139 mux2 # (32) srcbmux(writedata, signimm, alusrc, srcb);
140 alu2 alu2(srca, srcb, alucontrol, aluout, zero);
141
142 mux2 # (32) MUX3(srca, pcnextbr, jr, MUX3out);
143
144 endmodule
145
```

- Added JR to port list of main decoder and control assignment statement (JR assigned as last control bit). Changed the width of the “controls” register from [8:0] to [9:0] and also reflected that in the op case statement (updated from 9'b... to 10'b...). Added the necessary case for JR with opcode 000000

```

180 module maindec (input [5:0] op, output memtoreg, memwrite, output branch, alusrc,
181 output regdst, regwrite, output jump, output [1:0] aluop, output jr);
182 reg [9:0] controls;
183 assign {regwrite, regdst, alusrc, branch, memwrite, memtoreg, jump, aluop, jr} = controls;
184
185 // checks the opcode and produces 10 control signals as in the //control word table
186
187 always @ (*)
188 case(op)
189 6'b000000 : controls <= 10'b100000100; //Rtyp
190 6'b100011 : controls <= 10'b1010010000; //LW
191 6'b101011 : controls <= 10'b0010100000; //SW
192 6'b000100 : controls <= 10'b0001000010; //BEQ
193 6'b001000 : controls <= 10'b1010000000; //ADDI
194 6'b000010 : controls <= 10'b0000001000; //J
195 6'b000000 : controls <= 10'b0000001001; //JR
196
197 default: controls <= 10'bXXXXXXXX; //???
198 endcase
199 endmodule

```

- Added JR to port lists of controller c and datapath dp instantiations

```

203 module mips (input clk, reset,
204 output [31:0] pc,
205 input [31:0] instr,
206 output memwrite,
207 output [31:0] aluout, writedata,
208 input [31:0] readdata);
209 wire memtoreg, branch, alusrc, regdst, regwrite, jump;
210 wire [2:0] alucontrol;
211 controller c(instr[31:26], instr[5:0], zero, memtoreg, memwrite, pcsrc, alusrc, regdst, regwrite, jump, jr, alucontrol);
212 datapath dp(clk, reset, memtoreg, pcsrc,
213 alusrc, regdst, regwrite, jump, jr,
214 alucontrol, zero, pc, instr,
215 aluout, writedata, readdata);
216
217 endmodule
218

```

Experiment 2 - Assembly Code & Run:

```

1 .data
2 a: .word 5
3 b: .word 3
4 result: .word 0
5
6 .text
7 .globl main
8
9 main:
10     lw $t0, a
11     lw $t1, b
12
13     jal add
14
15     add $t2, $v0, $v0
16
17     sw $t2, result
18
19     li $v0, 10
20     syscall
21
22 add:
23     add $v0, $t0, $t1
24     jr $ra

```

Text Segment				
Bkpt	Address	Code	Basic	Source
<input type="checkbox"/>	0x00400000	0x3c011001	lui \$1,0x00001001	10: lw \$t0, a
<input type="checkbox"/>	0x00400004	0x8c280000	lw \$8,0x00000000(\$1)	
<input type="checkbox"/>	0x00400008	0x3c011001	lui \$1,0x00001001	11: lw \$t1, b
<input type="checkbox"/>	0x0040000c	0x8c290004	lw \$9,0x00000004(\$1)	
<input type="checkbox"/>	0x00400010	0x0c10000a	jal 0x00400028	13: jal add
<input type="checkbox"/>	0x00400014	0x00425020	add \$10,\$2,\$2	15: add \$t2, \$v0, \$v0
<input type="checkbox"/>	0x00400018	0x3c011001	lui \$1,0x00001001	17: sw \$t2, result
<input type="checkbox"/>	0x0040001c	0xac2a0008	sw \$10,0x00000008(\$1)	
<input type="checkbox"/>	0x00400020	0x2402000a	addiu \$2,\$0,0x0000000a	19: li \$v0, 10
<input type="checkbox"/>	0x00400024	0x0000000c	syscall	20: syscall
<input type="checkbox"/>	0x00400028	0x01091020	add \$2,\$8,\$9	23: add \$v0, \$t0, \$t1
<input type="checkbox"/>	0x0040002c	0x03e00008	jr \$31	24: jr \$ra

Experiment 3 - Assembly Code & Run:

```

1  .data
2  led_output: .word 0x01
3  clock_counter: .word 0
4
5  .text
6  .globl start
7
8  start:
9
10     lw $t0, led_output
11     li $t1, 50000000
12
13 loop:
14     lw $t2, clock_counter
15
16     subi $t2, $t2, 1
17     sw $t2, clock_counter
18
19     bne $t2, $zero, loop
20
21     li $t2, 50000000
22     sw $t2, clock_counter
23
24     sll $t0, $t0, 1
25
26     li $t3, 0x100
27     and $t3, $t0, $t3
28     beq $t3, $zero, update
29     li $t0, 0x01
30
31 update:
32     sw $t0, led_output

```

Bkpt	Address	Code	Basic	Source
<input type="checkbox"/>	0x00400000	0x3c011001	lui \$1,0x00001001	10: lw \$t0, led_output
<input type="checkbox"/>	0x00400004	0x8c280000	lw \$8,0x00000000(\$1)	
<input type="checkbox"/>	0x00400008	0x3c0102fa	lui \$1,0x000002fa	11: li \$t1, 50000000
<input type="checkbox"/>	0x0040000c	0x3429f080	ori \$9,\$1,0x0000f080	
<input type="checkbox"/>	0x00400010	0x3c011001	lui \$1,0x00001001	14: lw \$t2, clock_counter
<input type="checkbox"/>	0x00400014	0x8c2a0004	lw \$10,0x00000004(\$1)	
<input type="checkbox"/>	0x00400018	0x20010001	addi \$1,\$0,0x00000001	16: subi \$t2, \$t2, 1
<input type="checkbox"/>	0x0040001c	0x01415022	sub \$10,\$10,\$1	
<input type="checkbox"/>	0x00400020	0x3c011001	lui \$1,0x00001001	17: sw \$t2, clock_counter
<input type="checkbox"/>	0x00400024	0xac2a0004	sw \$10,0x00000004(\$1)	
<input type="checkbox"/>	0x00400028	0x1540fff9	bne \$10,\$0,0xffffffff9	19: bne \$t2, \$zero, loop
<input type="checkbox"/>	0x0040002c	0x3c0102fa	lui \$1,0x000002fa	21: li \$t2, 50000000
<input type="checkbox"/>	0x00400030	0x342af080	ori \$10,\$1,0x0000f080	
<input type="checkbox"/>	0x00400034	0x3c011001	lui \$1,0x00001001	22: sw \$t2, clock_counter
<input type="checkbox"/>	0x00400038	0xac2a0004	sw \$10,0x00000004(\$1)	
<input type="checkbox"/>	0x0040003c	0x00084040	sll \$8,\$8,0x00000001	24: sll \$t0, \$t0, 1
<input type="checkbox"/>	0x00400040	0x240b0100	addiu \$11,\$0,0x0000...	26: li \$t3, 0x100
<input type="checkbox"/>	0x00400044	0x010b5824	and \$11,\$8,\$11	27: and \$t3, \$t0, \$t3
<input type="checkbox"/>	0x00400048	0x11600001	beq \$11,\$0,0x00000001	28: beq \$t3, \$zero, update
<input type="checkbox"/>	0x0040004c	0x24080001	addiu \$8,\$0,0x00000001	29: li \$t0, 0x01
<input type="checkbox"/>	0x00400050	0x3c011001	lui \$1,0x00001001	32: sw \$t0, led_output
<input type="checkbox"/>	0x00400054	0xac280000	sw \$8,0x00000000(\$1)	
<input type="checkbox"/>	0x00400058	0x08100004	j 0x00400010	34: j loop

3. Questions and Answers

1. Delay Implementation: A delay could be added to this experiment by creating a loop (using jump instructions) in the program using the onboard clock, per the experiment's instructions. After the rotation of each LED, the program will enter this looped part of the code.

2. Jump vs Jump and Link: The jump and link instruction in MIPS architecture is used primarily for calling subroutines (similar to function calls in high-level programming languages) whereas the jump instruction is primarily used for more permanent movements within the code. For example, jump would be used if you need to go to a different part of the program without returning to the starting location in the code. In contrast, jump and link can return to the starting location where the instruction is called after executing the subroutine.

4. Conclusions

Understanding MIPS single-cycle processor architecture as it pertains to assembly and machine code is an integral part of logic design and a fundamental part of more complex computing (along with multicycle processors). MIPS processors use registers to perform arithmetic logic operations along the datapath and driven by the processor's control unit. Understanding how all the internal components on this lower level of abstraction work together to execute operations is very important and will help with processors that have more than a single cycle.