

UNIVERSITY OF NEVADA LAS VEGAS, DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING LABORATORIES.

Class:	CPE300L Digital Systems Architecture and Design 1001		Semester:	Fall 2024
Points		Document author:	Narek Kalikian	
		Author's email:	kalikn1@unlv.nevada.edu	
		Document topic:	Postlab 3	
Instructor's comments:				

1. Introduction / Theory of Operation

The main two types of finite state machines (FSMs) are Moore FSMs and Mealy FSMs. The primary difference between these two types of FSMs is that Moore machines have outputs that are solely dependent on the current state of the FSM, Mealy machines have outputs that are dependent both on the current state of the FSM and the current input(s). Moore FSMs generally require more states but are overall easier to design than Mealy FSMs. Moore FSMs generate states and output values synchronously whereas Mealy FSMs handle these processes asynchronously.

When designing an FSM, the first thing you should start with is the state diagram. By carefully reading the requirements of the state machine and establishing each state, state transitions based on specific inputs, and outputs where applicable, you are able to create an accurate visual representation of how the machine should operate. This makes implementing the functionality of the FSM through Verilog, and eventually on hardware, much easier because you have something to go off of. The same way you wouldn't build hardware without first drawing necessary schematics, you shouldn't attempt the programming portion of the FSM design without first drawing out the state diagram.

2. Description of Experiments

Experiment 1 - Verilog Code:

```
1  module digital_lock (input wire [5:0] in, input wire clk, input wire reset,
2  output reg [6:0] sevenseg, output reg [6:0] sevenseg7, output reg [6:0] sevenseg6,
3  output reg [6:0] sevenseg5, output reg [6:0] sevenseg4, output reg [6:0] sevenseg3,
4  output reg [6:0] sevenseg2, output reg unlock);
5
6  parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5, S6 = 6;
7
8  reg [2:0] current_state, next_state;
9
10 reg [24:0] clk_divider;
11 reg slow_clk;
12
13 always @ (posedge clk)
14 begin
15   clk_divider <= clk_divider + 1;
16   slow_clk <= clk_divider[24];
17 end
18
19 always @ (posedge slow_clk or posedge reset)
20 begin
21   if(reset)
22     current_state <= S0;
23   else current_state <= next_state;
24 end
25
26 always @ (*)
27 begin
28
29   unlock = 0;
30
31 case(current_state)
32   S0:
33   begin
34     if (in[5] == 1)
35       next_state = S1;
36     else
37       next_state = S0;
38     end
39   S1:
40   begin
41     if (in[4] == 1)
42       next_state = S2;
43     else
44       next_state = S0;
45     end
46   S2:
47   begin
48     if (in[3] == 0)
49       next_state = S3;
50     else
51       next_state = S0;
52   end
53   S3:
54   begin
55     if (in[2] == 1)
56       next_state = S4;
57     else
58       next_state = S0;
59   end
54   S4:
60   begin
61     if (in[1] == 1)
62       next_state = S5;
63     else
64       next_state = S0;
65   end
66   S5:
67   begin
68     if (in[0] == 0)
69       next_state = S6;
70     else
71       next_state = S0;
72   end
73   S6:
74   begin
75     unlock = 1;
76     if (reset)
77       next_state = S0;
78     else
79       next_state = S6;
80     end
81     default: next_state = S0;
82   end
83 endcase
84
85 case(in[5])
86   0: sevenseg7 <= 7'b1000000;
87   1: sevenseg7 <= 7'b1111001;
88
89   default: sevenseg7 <= 7'b1111111;
90
91 endcase
92
93 case(in[4])
94   0: sevenseg6 <= 7'b1000000;
95   1: sevenseg6 <= 7'b1111001;
96
97   default: sevenseg6 <= 7'b1111111;
98
99 endcase
100
101 endcase
102
103 case(in[3])
```


```

103    | 0: sevenseg5 <= 7'b1000000;
104    | 1: sevenseg5 <= 7'b1111001;
105
106    default: sevenseg5 <= 7'b1111111;
107
108    endcase
109
110  case(in[2])
111    0: sevenseg4 <= 7'b1000000;
112    1: sevenseg4 <= 7'b1111001;
113
114    default: sevenseg4 <= 7'b1111111;
115
116    endcase
117
118  case(in[1])
119    0: sevenseg3 <= 7'b1000000;
120    1: sevenseg3 <= 7'b1111001;
121
122    default: sevenseg3 <= 7'b1111111;
123
124    endcase
125
126  case(in[0])
127    0: sevenseg2 <= 7'b1000000;
128    1: sevenseg2 <= 7'b1111001;
129
130    default: sevenseg2 <= 7'b1111111;
131
132    endcase
133
134  case(unlock)
135    0: sevenseg <= 7'b1000111;
136
137    1: sevenseg <= 7'b1000001;
138
139    default: sevenseg <= 7'b1111111;
140
141    endcase
142  end
143 endmodule


```

Experiment 1 - DE2 Board Pictures:


Start: Combination = 000000



Incorrect Combo: Combination = 011001



Correct Combo: Combination = 110110



Experiment 1 - RTL View:



Experiment 1 - Video: Attached to Canvas Submission

Experiment 1 - Video Explanation: First, the wrong combination is input as a test. The digital lock stays locked (L). Then, reset switch is asserted. Next, the correct combination is input and the digital lock unlocks (U). The input combination is changed from the correct combination to show that the digital lock stays unlocked. Finally, the reset switch is asserted again, which resets the digital lock and returns to being locked (L).

Experiment 2 - Verilog Code:

```


1  module registerFSM (input x, input clk, input reset, output reg z, output reg [3:0] test);
2
3  parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5, S6 = 6;
4
5  reg [2:0] current_state, next_state;
6
7  always @ (posedge clk or posedge reset)
8  if(reset)
9  current_state <= S0;
10 else current_state <= next_state;
11
12 always @(*) begin
13   case (current_state)
14     S0:
15     begin
16       test = 4'd0;
17       if (x == 0) next_state = S1; else next_state = S2;
18       z = (x == 0) ? 1 : 0;
19     end
20     S1:
21     begin
22       test = 4'd1;
23       if (x == 0) next_state = S3; else next_state = S4;
24       z = (x == 0) ? 1 : 0;
25     end
26     S2:
27     begin
28       test = 4'd2;
29       if (x == 0) next_state = S4; else next_state = S5;
30       z = (x == 0) ? 0 : 1;
31     end
32     S3:
33     begin
34       test = 4'd3;
35       if (x == 0) next_state = S5; else next_state = S6;
36       z = (x == 0) ? 0 : 1;
37     end
38     S4:
39     begin
40       test = 4'd4;
41       if (x == 0) next_state = S6; else next_state = S0;
42       z = (x == 0) ? 1 : 0;
43     end
44     S5:
45     begin
46       test = 4'd5;
47       if (x == 0) next_state = S0; else next_state = S1;
48       z = (x == 0) ? 0 : 1;
49     end
50     S6:
51     begin
52       test = 4'd6;
53       if (x == 0)
54         next_state = S0;
55       z = 1;
56     end
57   endcase
58 end
59
60 endmodule

```

Experiment 2 - Testbench Code:

```
1  module registerFSMtb;
2
3      reg x;
4      reg clk;
5      reg reset;
6      wire z;
7      wire [3:0] teststate;
8
9      registerFSM uut (
10          .x(x),
11          .clk(clk),
12          .reset(reset),
13          .z(z),
14          .teststate(teststate)
15      );
16
17      initial begin
18          // S0
19          reset = 1;
20          clk = 0;
21          #100;
22          // S1
23          reset = 0;
24          clk = 1;
25          x = 0;
26          #100;
27          clk = 0;
28          #100;
29          // S3
30          clk = 1;
31          #100;
32          clk = 0;
33          #100;
34          // S5
35          clk = 1;
36          #100;
37          clk = 0;
38          #100;
39          // Back to S0
40          clk = 1;
41          #100;
42
43          // S0
44          clk = 0;
45          #100;
46          // S2
47          clk = 1;
48          x = 1;
49          #100;
50          clk = 0;
51          #100;
52          // S4
53          clk = 1;
54          #100;
55          clk = 0;
56          #100;
57          // S6
58          clk = 1;
59          #100;
60          clk = 0;
61          x = 0;
62          #100;
63          // Back to S0
64          clk = 1;
65          #100;
66
67      end
68      initial begin
69          $monitor("At time %t: clk=%b, reset=%b, x=%b, z=%b, current state=%d", $time, clk, reset, x, z, teststate);
70      end
71  endmodule
```

Experiment 2 - Waveform Simulation:



Experiment 2 - Simulation Console:

```
# Loading work.registerFSMtb(fast)
VSIM 42> run -all
# At time          0: clk=0, reset=1, x=x, z=x, current state= 0
# At time         100: clk=1, reset=0, x=0, z=1, current state= 1
# At time         200: clk=0, reset=0, x=0, z=1, current state= 1
# At time         300: clk=1, reset=0, x=0, z=0, current state= 3
# At time         400: clk=0, reset=0, x=0, z=0, current state= 3
# At time         500: clk=1, reset=0, x=0, z=0, current state= 5
# At time         600: clk=0, reset=0, x=0, z=0, current state= 5
# At time         700: clk=1, reset=0, x=0, z=1, current state= 0
# At time         800: clk=0, reset=0, x=0, z=1, current state= 0
# At time         900: clk=1, reset=0, x=1, z=1, current state= 2
# At time        1000: clk=0, reset=0, x=1, z=1, current state= 2
# At time        1100: clk=1, reset=0, x=1, z=0, current state= 4
# At time        1200: clk=0, reset=0, x=1, z=0, current state= 4
# At time        1300: clk=1, reset=0, x=1, z=1, current state= 6
# At time        1400: clk=0, reset=0, x=0, z=1, current state= 6
# At time        1500: clk=1, reset=0, x=0, z=1, current state= 0
```


Experiment 3 - Verilog Code:

```
1  module sequenceFSM(input clk, input reset, input in, output reg [3:0] WXYZ, output reg [6:0] sevenseg0,
2  [output reg [6:0] sevenseg1, output reg [6:0] sevenseg2, output reg [6:0] sevenseg3, output reg [6:0] sevenseg7];
3
4  parameter S0_0 = 4'b1000, S1_0 = 4'b1100, S2_0 = 4'b0100, S3_0 = 4'b0110,
5  S4_0 = 4'b0010, S5_0 = 4'b0011, S6_0 = 4'b0001, S7_0 = 4'b1001;
6
7  parameter S0_1 = 4'b1001, S1_1 = 4'b0001, S2_1 = 4'b0011, S3_1 = 4'b0010,
8  S4_1 = 4'b0110, S5_1 = 4'b0100, S6_1 = 4'b1100, S7_1 = 4'b1000;
9
10 reg [3:0] current_state, next_state;
11
12 reg [26:0] clk_divider;
13 reg slow_clk;
14
15 always @ (posedge clk)
16 begin
17   clk_divider <= clk_divider + 1;
18   slow_clk <= clk_divider[26];
19 end
20
21 always @(posedge slow_clk or posedge reset)
22 begin
23   if (reset)
24     current_state <= (in == 0) ? S0_0 : S0_1;
25   else
26     current_state <= next_state;
27 end
28 always @(*)
29 begin
30   if (in == 0)
31   begin
32     case (current_state)
33       S0_0: next_state = S1_0;
34       S1_0: next_state = S2_0;
35       S2_0: next_state = S3_0;
36       S3_0: next_state = S4_0;
37       S4_0: next_state = S5_0;
38       S5_0: next_state = S6_0;
39       S6_0: next_state = S7_0;
40       S7_0: next_state = S0_0;
41     default: next_state = S0_0;
42   endcase
43   end
44   else if (in == 1)
45   begin
46     case (current_state)
47       S0_1: next_state = S1_1;
48       S1_1: next_state = S2_1;
49       S2_1: next_state = S3_1;
50       S3_1: next_state = S4_1;
51       S4_1: next_state = S5_1;
52       S5_1: next_state = S6_1;
53       S6_1: next_state = S7_1;
54       S7_1: next_state = S0_1;
55     default: next_state = S0_1;
56   endcase
57   end
58 end
59
60 always @(*)
61 begin
62   WXYZ = current_state;
63
64   case(WXYZ[0])
65   0: sevenseg0 <= 7'b1000000;
66   1: sevenseg0 <= 7'b1111001;
67   endcase
68
69   case(WXYZ[1])
70   0: sevenseg1 <= 7'b1000000;
71   1: sevenseg1 <= 7'b1111001;
72   endcase
73
74   case(WXYZ[2])
75   0: sevenseg2 <= 7'b1000000;
76   1: sevenseg2 <= 7'b1111001;
77   endcase
78
79   case(WXYZ[3])
80   0: sevenseg3 <= 7'b1000000;
81   1: sevenseg3 <= 7'b1111001;
82   endcase
83
84   case(in)
85   0: sevenseg7 <= 7'b1000000;
86   1: sevenseg7 <= 7'b1111001;
87   endcase
88
89 end
90 endmodule
```

Experiment 3 - Testbench Code:

```
1  module sequenceFSM_tb;
2
3      reg clk;
4      reg reset;
5      reg in;
6
7      wire [3:0] WXYZ;
8      sequenceFSM uut (
9          .clk(clk),
10         .reset(reset),
11         .in(in),
12         .WXYZ(WXYZ)
13     );
14
15     initial begin
16         clk = 1;
17         reset = 0;
18         in = 0;
19
20         #100
21         clk = 0;
22         #100
23         clk = 1;
24         #100
25         clk = 0;
26         #100
27         clk = 1;
28         #100
29         clk = 0;
30         #100
31         clk = 1;
32         #100
33         clk = 0;
34         #100
35         clk = 1;
36         #100
37         clk = 0;
38         #100
39         clk = 1;
40         #100
41         clk = 0;
42         #100
43         clk = 1;
44         #100
45         clk = 0;
46         #100
47         clk = 1;
48         #100
49         clk = 0;
50         #100
51         clk = 1;
52
52         #100
53         clk = 0;
54         #100
55         clk = 1;
56
57         reset = 1;
58         in = 1;
59         #100;
60         reset = 0;
61
62         #100
63         clk = 0;
64         #100
65         clk = 1;
66         #100
67         clk = 0;
68         #100
69         clk = 1;
70         #100
71         clk = 0;
72         #100
73         clk = 1;
74         #100
75         clk = 0;
76         #100
77         clk = 1;
78         #100
79         clk = 0;
80         #100
81         clk = 1;
82         #100
83         clk = 0;
84         #100
85         clk = 1;
86         #100
87         clk = 0;
88         #100
89         clk = 1;
90         #100
91         clk = 0;
92         #100
93         clk = 1;
94         #100 $stop;
95     end
96
97     initial begin
98         $monitor("At time %t: clk=%b, reset=%b, in=%b, WXYZ=%b", $time, clk, reset, in, WXYZ);
99     end
100
101 endmodule
```

Experiment 3 - Waveform Simulation:



Experiment 3 - Simulation Console:


```

# Loading work.sequenceFSM_tb(fast)
VSM106> run -all

# At time          0: clk=1, reset=0, in=0, WXYZ=1000
# At time          100: clk=0, reset=0, in=0, WXYZ=1000
# At time          200: clk=1, reset=0, in=0, WXYZ=1100
# At time          300: clk=0, reset=0, in=0, WXYZ=1100
# At time          400: clk=1, reset=0, in=0, WXYZ=0100
# At time          500: clk=0, reset=0, in=0, WXYZ=0100
# At time          600: clk=1, reset=0, in=0, WXYZ=0110
# At time          700: clk=0, reset=0, in=0, WXYZ=0110
# At time          800: clk=1, reset=0, in=0, WXYZ=0010
# At time          900: clk=0, reset=0, in=0, WXYZ=0010
# At time         1000: clk=1, reset=0, in=0, WXYZ=0011
# At time         1100: clk=0, reset=0, in=0, WXYZ=0011
# At time         1200: clk=1, reset=0, in=0, WXYZ=0011
# At time         1300: clk=0, reset=0, in=0, WXYZ=0001
# At time         1400: clk=1, reset=0, in=0, WXYZ=1001
# At time         1500: clk=0, reset=0, in=0, WXYZ=1001
# At time         1600: clk=1, reset=0, in=0, WXYZ=1000
# At time         1700: clk=0, reset=0, in=0, WXYZ=1000
# At time         1800: clk=1, reset=1, in=1, WXYZ=1001
# At time         1900: clk=1, reset=0, in=1, WXYZ=1001
# At time         2000: clk=0, reset=0, in=1, WXYZ=1001
# At time         2100: clk=1, reset=0, in=1, WXYZ=0001
# At time         2200: clk=0, reset=0, in=1, WXYZ=0001
# At time         2300: clk=1, reset=0, in=1, WXYZ=0011
# At time         2400: clk=0, reset=0, in=1, WXYZ=0011
# At time         2500: clk=1, reset=0, in=1, WXYZ=0010
# At time         2600: clk=0, reset=0, in=1, WXYZ=0010
# At time         2700: clk=1, reset=0, in=1, WXYZ=0110
# At time         2800: clk=0, reset=0, in=1, WXYZ=0110
# At time         2900: clk=1, reset=0, in=1, WXYZ=0100
# At time         3000: clk=0, reset=0, in=1, WXYZ=0100
# At time         3100: clk=1, reset=0, in=1, WXYZ=1100
# At time         3200: clk=0, reset=0, in=1, WXYZ=1100
# At time         3300: clk=1, reset=0, in=1, WXYZ=1000
# At time         3400: clk=0, reset=0, in=1, WXYZ=1000
# At time         3500: clk=1, reset=0, in=1, WXYZ=1001
# ** Note: $stop : C:/altera/13.0sp1/sequenceFSMtb.v(l10)
# Time: 3600 ns Iteration: 0 Instance: /sequenceFSM_tb
# Break at C:/altera/13.0sp1/sequenceFSMtb.v line 110


```

Experiment 3 - RTL View:




Experiment 3 - DE2 Board Pictures:


Start of A = 0 Sequence - WXYZ = 1000




End of A = 0 Sequence - WXYZ = 1001




A = 0 Sequence Restarts- WXYZ = 1000




Start of A = 1 Sequence - WXYZ = 1001



End of A = 1 Sequence - WXYZ = 1000



A = 1 Sequence Restarts- WXYZ = 1001



Experiment 3 - Video: Attached to Canvas Submission

Experiment 3 - Video Explanation: Input A starts low. The on-board seven-segment displays go through the 4-bit sequence for A=0. Once the first sequence has gone all the way through and it starts looping back to the beginning again, the A switch is set high and the reset switch is asserted and deasserted. This resets the FSM logic all while setting A high so it can now run through the A=1 sequence, which it does and once again shows on the seven-segment displays.

Experiment 4 - Verilog Code:

```

1  module serialFSM (input clk, input rstN, input serial_in,
2    output reg shift_en, output reg data_rdy, output reg cntr_rstN, output reg [2:0] teststate );
3
4  parameter RESET = 2'b00, WAIT = 2'b01, LOAD = 2'b10, READY = 2'b11;
5
6  reg [2:0] current_state, next_state, downcount;
7
8  always @ (posedge clk or negedge rstN)
9  begin
10
11  if (rstN)
12    current_state <= RESET;
13  else
14    current_state <= next_state;
15
16
17  always @ (*)
18  begin
19
20  next_state = current_state;
21
22  case (current_state)
23
24  RESET:
25  begin
26    teststate = 3'd0;
27    next_state = WAIT;
28  end
29  WAIT:
30  begin
31    teststate = 3'd1;
32    shift_en = 0;
33    cntr_rstN = 0;
34    data_rdy = 0;
35    if (serial_in == 0)
36      next_state = LOAD;
37  end
38  LOAD:
39  begin
40    teststate = 3'd2;
41    cntr_rstN = 1;
42    shift_en = 1;
43    if (downcount == 3'b000)
44      next_state = READY;
45  end
46  READY:
47  begin
48    teststate = 3'd3;
49    shift_en = 0;
50    cntr_rstN = 0;
51    data_rdy = 1;
52    next_state = WAIT;
53  end
54
55  endcase
56
57
58  always @ (posedge clk or negedge rstN)
59  begin
60
61  if(rstN)
62    downcount <= 3'b111;
63  else if (current_state == LOAD)
64    downcount <= downcount - 1;
65  else
66    downcount <= 3'b111;
67
68  end
69
70  endmodule

```


Experiment 4 - Testbench:

```

1  module serialFSMtb;
2
3   reg clk;
4   reg rstN;
5   reg serial_in;
6   wire shift_en;
7   wire cntr_rstN;
8   wire data_rdy;
9   wire [2:0] teststate;
10
11  serialFSM uut(
12    .clk(clk),
13    .rstN(rstN),
14    .serial_in(serial_in),
15    .shift_en(shift_en),
16    .cntr_rstN(cntr_rstN),
17    .data_rdy(data_rdy),
18    .teststate(teststate)
19  );
20
21  initial begin
22    // Reset state
23    rstN = 1;
24    clk = 1;
25    #100;
26    // Wait state
27    rstN = 0;
28    #100;
29    clk = 0;
30    serial_in = 0;
31    #100;
32    // Load state
33    clk = 1;
34    #100;
35    // 1 clock cycle
36    clk = 0;
37    #100;
38    clk = 1;
39    #100;
40    // 2 clock cycle
41    clk = 0;
42    #100;
43    clk = 1;
44    #100;
45    // 3 clock cycle
46    clk = 0;
47    #100;
48    clk = 1;
49    #100;
50    // 4 clock cycle
51    clk = 0;
52    #100;
53    clk = 1;
54    #100;
55    // 5 clock cycle
56    clk = 0;
57    #100;
58    clk = 1;
59    #100;
60    // 6 clock cycle
61    clk = 0;
62    #100;
63    clk = 1;
64    #100;
65    // 7 clock cycle
66    clk = 0;
67    #100;
68    clk = 1;
69    #100;
70    // 8 clock cycle -> Ready state
71    clk = 0;
72    #100;
73    clk = 1;
74    #100;
75    // 1 more clock cycle -> Back to Wait state
76    clk = 0;
77    #100;
78    clk = 1;
79    #100;
80    serial_in = 1;
81    clk = 0;
82    #100;
83    clk = 1;
84    #100;
85    serial_in = 0;
86    clk = 0;
87    #100;
88    clk = 1;
89    #100;
90  end
91  always @ (teststate) begin
92    case (teststate)
93      3'd0: $display("At time #t: In RESET state", $time);
94      3'd1: $display("At time #t: Now In WAIT state", $time);
95      3'd2: $display("At time #t: Now In LOAD state", $time);
96      3'd3: $display("At time #t: Now In READY state", $time);
97    endcase
98  end
99  initial begin
100    $monitor("At time #t: clk=%b, rstN=%b, serial_in=%b, shift_en=%b, cntr_rstN=%b, data_rdy=%b", $time, clk, rstN, serial_in, shift_en, cntr_rstN, data_rdy);
101  end
102 endmodule

```

Experiment 4 - Waveform Simulation:



Experiment 4 - Simulation Console:

```
# Loading work.serialFSMtb(fast)
VSIM 185> run -all
# At time          0: In RESET state
# At time          0: clk=1, rstN=1, serial_in=x, shift_en=x, cntr_rstN=x, data_rdy=x
# At time         100: Now In WAIT state
# At time         100: clk=1, rstN=0, serial_in=x, shift_en=0, cntr_rstN=0, data_rdy=0
# At time         200: clk=0, rstN=0, serial_in=0, shift_en=0, cntr_rstN=0, data_rdy=0
# At time         300: Now In LOAD state
# At time         300: clk=1, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time         400: clk=0, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time         500: clk=1, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time         600: clk=0, rstN=0, serial_in=0, shift_en=0, cntr_rstN=1, data_rdy=0
# At time         700: clk=1, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time         800: clk=0, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time         900: clk=1, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time        1000: clk=0, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time        1100: clk=1, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time        1200: clk=0, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time        1300: clk=1, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time        1400: clk=0, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time        1500: clk=1, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time        1600: clk=0, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time        1700: clk=1, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time        1800: clk=0, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
# At time        1900: Now In READY state
# At time        1900: clk=1, rstN=0, serial_in=0, shift_en=0, cntr_rstN=0, data_rdy=1
# At time        2000: clk=0, rstN=0, serial_in=0, shift_en=0, cntr_rstN=0, data_rdy=1
# At time        2100: Now In WAIT state
# At time        2100: clk=1, rstN=0, serial_in=0, shift_en=0, cntr_rstN=0, data_rdy=0
# At time        2200: clk=0, rstN=0, serial_in=1, shift_en=0, cntr_rstN=0, data_rdy=0
# At time        2300: clk=1, rstN=0, serial_in=1, shift_en=0, cntr_rstN=0, data_rdy=0
# At time        2400: clk=0, rstN=0, serial_in=0, shift_en=0, cntr_rstN=0, data_rdy=0
# At time        2500: Now In LOAD state
# At time        2500: clk=1, rstN=0, serial_in=0, shift_en=1, cntr_rstN=1, data_rdy=0
```

3. Questions and Answers

1. Disadvantage of Mealy: Mealy FSMs have outputs that are dependent on current input(s). They also generate these outputs asynchronously. For these reasons, Mealy FSMs are more susceptible to common glitches and not always getting correct outputs right away. These issues are overcome by Moore FSMs because their outputs are independent of current input values and are only based on the machine's current state. Additionally, their outputs are generated synchronously.

2. FSM Encoding Styles: The encoding style of an FSM is the way that states in the machine are encoded/represented. It is significant because it affects the FSM's performance in terms of speed, resource/component usage, and potentially even power consumption. There are a few different kinds of FSM encoding styles. The most straightforward and probably most common one is binary encoding which uses the minimum number of bits required to encode states and does so sequentially using binary (000, 001, 010, 011...). There is also one-hot encoding which uses one bit to encode each state in the machine and follow a pattern (000001, 000010, 000100, 001000...). Gray coding is another FSM encoding style which only changes successive states by one bit in a pattern (000, 001, 011, 010, 110...).

3. Combinational vs Sequential Sections: The combinational section is responsible for handling the next state logic of the FSM. That is, deciding what state the FSM should transition to next or if it should remain in the same state based on the current state and possibly also the inputs. The sequential section is responsible for storing that current state of the FSM.

4. Conclusions

During this lab, we got a refresher on how finite state machines operate, particularly in Verilog and on an FPGA board. We learned more about how FSMs can handle different functionalities and be applied in certain systems to handle all sorts of logic. We also learned more about the differences between Moore and Mealy FSMs. We were able to teach ourselves how to write testbenches for FSMs to more easily test state transitions and processes of the FSMs.