
## **SEQUENCE DETECTOR**



## **DESIGN:**

```
module seq_detector_1010(input bit clk, rst_n, x, output z);
parameter A = 4'h1;
parameter B = 4'h2;
parameter C = 4'h3;
parameter D = 4'h4;

bit [3:0] state, next_state;
always @(posedge clk or negedge rst_n) begin
if(!rst_n) begin
state <= A;
end
else state <= next_state;
end

always @(state or x) begin
case(state)
```

```
A: begin
      if(x == 0) next_state = A;
               next state = B;
      else
     end
   B: begin
      if(x == 0) next state = C;
               next_state = B;
       else
     end
   C: begin
      if(x == 0) next state = A;
               next state = D;
      else
     end
   D: begin
    if(x == 0) next_state = A;
               next state = B;
       else
     end
   default: next_state = A;
  endcase
 end
 assign z = (state == D) \&\& (x == 0)? 1:0;
Endmodule
TESTBENCH:
module TB;
 reg clk, rst_n, x;
 wire z;
```

```
seq_detector_1010 sd(clk, rst_n, x, z);
initial clk = 0;
always #2 clk = \simclk;
initial begin
 x = 0;
 #1 rst_n = 0;
 #2 rst_n = 1;
 #3 x = 1;
 #4 \times = 1;
 #4 x = 0;
 #4 x = 1;
 #4 x = 0;
 #4 \times = 1;
 #4 x = 0;
 #4 x = 1;
 #4 x = 1;
 #4 x = 1;
 #4 x = 0;
 #4 \times = 1;
 #4 x = 0;
 #4 x = 1;
 #4 x = 0;
 #10;
 $finish;
end
```

```
initial begin

// Dump waves

$dumpfile("dump.vcd");

$dumpvars(0);
end
Endmodule
```

## **OUTPUT WAVEFORMS(SCREEN SHOTS):**

