

RISC-V RV32I RTL DESIGN USING VERILOG HDL

PROJECT REPORT

UNDER GUIDELINES

Of



MAVEN SILICON


by

NARMATHA A

Project Overview:

The RISC-V RV32I RTL Design project aims to design a 32-bit RISC-V processor using the RV32I instruction set architecture.

Top Module Block Diagram and Functionality:



FINAL UVM VERIFICATION FOR RISC-V RV32I RTL

```
# 8888888b. d8888 .d8888b. ,d8888b.  
# 888 Y88b d88888 d88P Y88b d88P Y88b  
# 888 888 d88P688 Y88b. Y88b.  
# 888 d88P d88P 888 *Y888b. *Y888b.  
# 8888888P* d88P 888 *Y88b. *Y88b.  
# 888 d88P 888 *888 *888 *888  
# 888 d8888888888 Y88b d88P Y88b d88P  
# 888 d88P 888 *Y8888P* *Y8888P*  
# ----- NOP or NO_INSTRUCTION -----  
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1060091500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase  
#  
# ... UVM Report Summary ...  
#  
# ** Report counts by severity  
# UVM_INFO :60008  
# UVM_WARNING : 1  
# UVM_ERROR : 0  
# UVM_FATAL : 0  
# ** Report counts by id  
# [IN AGENT TOP] 1  
# [Ouesta UVM] 2  
# [RNTST] 1  
# [TEST_DONE] 1  
# [UVMTOP] 1  
# [r_type_sequence] 10008  
# [uvm_sequence_base] 1  
# [uvm_test_top.env.instr_qgt_for_duv_drv] 1
```

ALU BLOCK:



FUNCTIONALITIES:

- **Arithmetic:**
 - Addition: $op_1_in + op_2_in$ (or $op_1_in - op_2_in$ if the most significant bit of $opcode_in$ is 1)
- **Logical:**
 - AND: $op_1_in \& op_2_in$
 - OR: $op_1_in | op_2_in$
 - XOR: $op_1_in ^ op_2_in$
- **Shift:**
 - Left Shift Logical: $op_1_in << op_2_in[4:0]$
 - Right Shift Logical: $op_1_in >> op_2_in[4:0]$
 - Right Shift Arithmetic: $op_1_in >>> op_2_in[4:0]$ (sign-extended shift)
- **Comparison:**
 - Set Less Than: $op_1_in < op_2_in$ (sets the least significant bit of the result to 1 if op_1_in is less than op_2_in , otherwise 0)
 - Set Less Than Unsigned: $op_1_in < op_2_in$ (unsigned comparison)

Output: Produces a 32-bit result, result_out, based on the selected operation.

RTL CODE:

```
C:/InteFPGA/18.1/mov32_alu.v - Default
Ln# 1 module alu(input [31:0] op_1_in,
2           input [31:0] op_2_in,
3           input [3:0] opcode_in,
4           output reg [31:0] result_out
5           );
6
7
8   parameter FUNCT3_ADD      = 3'b000;
9   parameter FUNCT3_SLT      = 3'b010;
10  parameter FUNCT3_SLTU     = 3'b011;
11  parameter FUNCT3_AND      = 3'b111;
12  parameter FUNCT3_OR       = 3'b110;
13  parameter FUNCT3_XOR      = 3'b100;
14  parameter FUNCT3_SLL      = 3'b001;
15  parameter FUNCT3_SRL      = 3'b101;
16
17
18  wire signed [31:0] signed_op1;
19  wire signed [31:0] adder_op2;
20  wire [31:0] minus_op2;
21  wire [31:0] sra_result;
22  wire [31:0] srl_result;
23  wire [31:0] shr_result;
24  wire slt_result;
25  wire sltu_result;
26
27  reg [31:0] pre_result;
28
29  assign signed_op1 = op_1_in;
30  assign minus_op2 = -op_2_in;
31  assign adder_op2 = opcode_in[3] == 1'b1 ? minus_op2 : op_2_in;
32  assign sra_result = signed_op1 >> op_2_in[4:0];
33  assign srl_result = op_1_in >> op_2_in[4:0];
34  assign shr_result = opcode_in[3] == 1'b1 ? sra_result : srl_result;
35  assign sltu_result = op_1_in < op_2_in;
36  assign slt_result = op_1_in[31] ^ op_2_in[31] ? op_1_in[31] : sltu_result;
37
38
39 always @*
40 begin
begin
  case(opcode_in[2:0])
    FUNCT3_ADD : result_out = op_1_in + adder_op2;
    FUNCT3_SRL : result_out = shr_result;
    FUNCT3_OR  : result_out = op_1_in | op_2_in;
    FUNCT3_AND : result_out = op_1_in & op_2_in;
    FUNCT3_XOR : result_out = op_1_in ^ op_2_in;
    FUNCT3_SLT : result_out = {31'b0, slt_result};
    FUNCT3_SLTU: result_out = {31'b0, sltu_result};
    FUNCT3_SLL : result_out = op_1_in << op_2_in[4:0];
    default     : result_out = 32'b0;
  endcase
end
endmodule
```


TEST BENCH:

```


1
2  module alu_tb();
3    reg [31:0] opcode_in;
4    reg [31:0] op_1_in,op_2_in;
5    wire [31:0] result_out;
6
7    msrv32_alu DUT (.opcode_in(opcode_in),.op_1_in(op_1_in),.op_2_in(op_2_in),.result_out(result_out));
8
9    initial
10   begin
11     opcode_in=4'b0000;op_1_in=32'h12334545;op_2_in=32'h00000002;z#10
12     opcode_in=4'b1000;op_1_in=32'h12334545;op_2_in=32'h00000002;z#10
13     opcode_in=4'b0010;op_1_in=32'h12334545;op_2_in=32'h00000002;z#10
14     opcode_in=4'b0011;op_1_in=32'h12334545;op_2_in=32'h00000002;z#10
15     opcode_in=4'b0111;op_1_in=32'h12334545;op_2_in=32'h00000002;z#10
16     opcode_in=4'b0110;op_1_in=32'h12334545;op_2_in=32'h00000002;z#10
17     opcode_in=4'b0100;op_1_in=32'h12334545;op_2_in=32'h00000002;z#10
18     opcode_in=4'b0001;op_1_in=32'h12334545;op_2_in=32'h00000002;z#10
19     opcode_in=4'b0101;op_1_in=32'h12334545;op_2_in=32'h00000002;z#10
20     opcode_in=4'b1101;op_1_in=32'h12334545;op_2_in=32'h00000002;z#10;
21   end
22   endmodule

```

WAVE FORM:



BRANCH UNIT



FUNCTIONALITIES:

Internal Logic

- **Opcode Decoding:**
 - Determines the instruction type (branch, jump) based on the opcode_6_to_2_in input.
 - Sets corresponding flags is_jal, is_jalr, or is_branch accordingly.
- **Branch Condition Evaluation:**
 - For branch instructions, evaluates the branch condition based on funct3_in and rs1_in, rs2_in values.
 - Sets the take flag to indicate whether the branch should be taken.
- **Jump Condition:**
 - For jump instructions, sets the pc_mux_sel flag to indicate that the PC should be updated with the jump target.
- **Branch Taken Output:**
 - Combines the pc_mux_sel_en and pc_mux_sel signals to determine the final branch_taken_out value.

Branch Conditions

The take flag is calculated based on the funct3_in value and the comparison of rs1_in and rs2_in:

- funct3_in == 3'b000: Branch if equal (BEQ)
- funct3_in == 3'b001: Branch if not equal (BNE)
- funct3_in == 3'b100: Branch if less than or equal (BLEZ)
- funct3_in == 3'b101: Branch if greater than or equal (BGEZ)
- funct3_in == 3'b110: Branch if less than (BLT)
- funct3_in == 3'b111: Branch if greater than or equal (BGE)

RTL CODE:

```
C:/intelFPGA/18.1/msrv32_bu.v -Default
Ln# 1 module msrv32_bu(
2     input [6:2] opcode_6_to_2_in,
3     input [2:0] funct3_in,
4     input [31:0] rs1_in,rs2_in,
5     output branch_taken_out
6 );
7
8     parameter OPCODE_BRANCH    =  5'b11000;
9     parameter OPCODE_JAL      =  5'b11011;
10    parameter OPCODE_JALR     =  5'b11001;
11
12
13    wire pc_mux_sel;
14    wire pc_mux_sel_en;
15    reg is_branch;
16    reg is_jal;
17    reg is_jalr;
18    wire is_jump;
19    reg take;
20
21    assign is_jump = is_jal | is_jalr;
22    assign pc_mux_sel_en = is_branch | is_jal | is_jalr;
23    assign pc_mux_sel = (is_jump == 1'b1) ? 1'bl : take;
24    assign branch_taken_out = pc_mux_sel_en & pc_mux_sel;
25
26
27    always @(*)
28    begin
29        case (funct3_in)
30
31            3'b000 : take = (rs1_in == rs2_in);
32            3'b001 : take = !(rs1_in == rs2_in);
33            3'b100 : take = rs1_in[31] ^ rs2_in[31] ? rs1_in[31] : (rs1_in < rs2_in);
34            3'b101 : take = rs1_in[31] ^ rs2_in[31] ? ~rs1_in[31] : !(rs1_in < rs2_in);
35            3'b110 : take = (rs1_in < rs2_in);
36            3'b111 : take = !(rs1_in < rs2_in);
37        default : take = 1'bo;
38
39        endcase
40    end
41
42
43    endmodule
```


TEST BENCH

```


1  module branch_unit_tb();
2    reg[31:0] rs1_in,rs2_in;
3    reg[6:0] opcode_6_to_2_in;
4    reg[2:0] funct3_in;
5    wire branch_taken_out;
6
7    msrv32_bu DUT(.rs1_in(rs1_in),.rs2_in(rs2_in),.opcode_6_to_2_in(opcode_6_to_2_in),.funct3_in(funct3_in),.branch_taken_out(branch_taken_out));
8
9    initial
10   begin
11     opcode_6_to_2_in=7'b1100011;funct3_in=3'b000;rs2_in=32'h45454445;rs1_in=32'h45454445:#10
12     opcode_6_to_2_in=7'b1100011;funct3_in=3'b001;rs2_in=32'h45454445;rs1_in=32'h45454445:#10
13     opcode_6_to_2_in=7'b1100011;funct3_in=3'b100;rs2_in=32'h45454445;rs1_in=32'h45454445:#10
14     opcode_6_to_2_in=7'b1100011;funct3_in=3'b101;rs2_in=32'h45454445;rs1_in=32'h45454445:#10
15     opcode_6_to_2_in=7'b1100011;funct3_in=3'b110;rs2_in=32'h45454445;rs1_in=32'h45454445:#10
16     opcode_6_to_2_in=7'b1100011;funct3_in=3'b111;rs2_in=32'h45454445;rs1_in=32'h45450045:#10
17     opcode_6_to_2_in=7'b1100011;funct3_in=3'b110;rs2_in=32'h45450045;rs1_in=32'h45454445:#10
18     opcode_6_to_2_in=7'b1100111;funct3_in=3'b111;rs2_in=32'h45450045;rs1_in=32'h45454445:#10
19     opcode_6_to_2_in=7'b1100111;funct3_in=3'b111;rs2_in=32'h45450045;rs1_in=32'h45454445:#10
20     opcode_6_to_2_in=7'b1101111;funct3_in=3'b111;rs2_in=32'h45450045;rs1_in=32'h45454445:#10;
21   end
22   endmodule
23

```

WAVE FORM:



DECODER



FUNCTIONALITES:

Internal Logic

1. Opcode Decoding:

- Decodes opcode_in[6:2] to determine the type of instruction and sets corresponding flags (e.g., is_branch, is_jal, is_jalr).
- Sets flags for instruction types such as is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, and is_system.

2. Function Code Evaluation:

- Evaluates the funct3_in field to determine specific operations for immediate ALU instructions and sets corresponding flags (is_addi, is_slti, is_sltiu, is_andi, is_ori, is_xori).
- Sets alu_opcode_out[2:0] based on funct3_in.
- Sets alu_opcode_out[3] based on funct7_5_in and whether the instruction is an immediate type ALU operation.

3. Memory Load/Store Handling:

- load_size_out and load_unsigned_out are set based on funct3_in.

- mem_wr_req_out is set for store instructions unless there's a misalignment or a trap.

4. Immediate Address Handling:

- Sets iadder_src_out for load, store, and jump register instructions.
- Determines misaligned load/store conditions based on funct3_in and iadder_1_to_0_in.

5. Control Signal Generation:

- csr_wr_en_out and csr_op_out are set for CSR instructions.
- rf_wr_en_out is set for instructions that require writing back to the register file.
- wb_mux_sel_out and imm_type_out are set based on the type of instruction.
- illegal_instr_out is set if the instruction is not implemented or has an invalid opcode.

6. Trap Handling:

- Misalignment checks (misaligned_load_out, misaligned_store_out) ensure proper handling of memory alignment issues.

RTL CODE

```

C:/intelFPGA/18.1/msrv32_dec.v -Default*
Ln# 1 module msrv32_dec(
2           input [6:0] opcode_in,
3           input funct7_5_in,
4           input [2:0] funct3_in,
5           input [1:0] iadder_l_to_0_in,
6           input trap_taken_in,
7
8           output [3:0] alu_opcode_out,
9           output mem_wr_req_out,
10          output [1:0] load_size_out,
11          output load_unsigned_out,
12          output alu_src_out,
13          output iadder_src_out,
14          output csr_wr_en_out,
15          output rf_wr_en_out,
16          output [2:0] wb_mux_sel_out,
17          output [2:0] imm_type_out,
18          output [2:0] csr_op_out,
19          output illegal_instr_out,
20          output misaligned_load_out,
21          output misaligned_store_out
22 );
23
24
25 parameter OPCODE_OP      = 5'b01100;
26 parameter OPCODE_OP_IMM   = 5'b00100;
27 parameter OPCODE_LOAD    = 5'b00000;
28 parameter OPCODE_STORE   = 5'b01000;
29 parameter OPCODE_BRANCH   = 5'b11000;
30 parameter OPCODE_JAL    = 5'b11011;
31 parameter OPCODE_JALR   = 5'b11001;
32 parameter OPCODE_LUI    = 5'b01101;
33 parameter OPCODE_AUIPC  = 5'b00101;
34 parameter OPCODE_MISC_MEM = 5'b00011;
35 parameter OPCODE_SYSTEM  = 5'b11100;
36
37
38 parameter FUNCT3_ADD     = 3'b000;
39 parameter FUNCT3_SUB     = 3'b000;
40 parameter FUNCT3_SLT     = 3'b010;
-----
```

```

Library Project alu.v msrv32.alu.v msrv32.bu.v msrv32_dec.v
parameter FUNCT3_SLT     = 3'b010;
parameter FUNCT3_SLTU    = 3'b111;
parameter FUNCT3_LD       = 3'b111;
parameter FUNCT3_OR       = 3'b110;
parameter FUNCT3_XOR     = 3'b100;
parameter FUNCT3_SLL     = 3'b001;
parameter FUNCT3_SRL     = 3'b101;
parameter FUNCT3_SRA     = 3'b101;

reg is_branch;
reg is_jal;
reg is_jalr;
reg is_auipc;
reg is_lui;
reg is_load;
reg is_store;
reg is_system;
wire is_csr;
reg is_op;
reg is_op_imm;
reg is_misc_mem;
reg is_addi;
reg is_slti;
reg is_sltiu;
reg is_andi;
reg is_ori;
reg is_xori;
wire is_implemented_instr;
wire mal_word;
wire mal_half;
wire misaligned;

always @*
begin
  case(opcode_in [6:2])
    OPCODE_OP : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b100000000000;
    OPCODE_OP_IMM : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b010000000000;
    OPCODE_LOAD : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b001000000000;
    OPCODE_STORE : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b000100000000;
```

```

OPCODE_OP      : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b100000000000;
OPCODE_OP_IMM   : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_lui, is_auipc, is_misc_mem, is_system) = 11'b010000000000;
OPCODE_LOAD     : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b001000000000;
OPCODE_STORE     : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b000100000000;
OPCODE_BRANCH    : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b000010000000;
OPCODE_JAL      : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b000001000000;
OPCODE_JALR     : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b000000100000;
OPCODE_LUI      : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b000000010000;
OPCODE_AUIPC    : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b000000001000;
OPCODE_MISC_MEM  : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b000000000100;
OPCODE_SYSTEM    : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b000000000010;
default         : (is_op, is_op_imm, is_load, is_store, is_branch, is_jal, is_jalr, is_lui, is_auipc, is_misc_mem, is_system) = 11'b000000000000;

endcase
end

always @*
begin
  case(func3_in)
    FUNCT3_ADD    : (is_addi,is_slti,is_sltiu,is_andi,is_ori,is_xori) = (is_op_imm, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0);
    FUNCT3_SLT    : (is_addi,is_slti,is_sltiu,is_andi,is_ori,is_xori) = (1'b0, is_op_imm, 1'b0, 1'b0, 1'b0, 1'b0);
    FUNCT3_SLTU   : (is_addi,is_slti,is_sltiu,is_andi,is_ori,is_xori) = (1'b0, 1'b0, is_op_imm, 1'b0, 1'b0, 1'b0);
    FUNCT3_AND    : (is_addi,is_slti,is_sltiu,is_andi,is_ori,is_xori) = (1'b0, 1'b0, 1'b0, is_op_imm, 1'b0, 1'b0);
    FUNCT3_OR     : (is_addi,is_slti,is_sltiu,is_andi,is_ori,is_xori) = (1'b0, 1'b0, 1'b0, 1'b0, is_op_imm, 1'b0);
    FUNCT3_XOR   : (is_addi,is_slti,is_sltiu,is_andi,is_ori,is_xori) = (1'b0, 1'b0, 1'b0, 1'b0, 1'b0, is_op_imm);
    default        : (is_addi,is_slti,is_sltiu,is_andi,is_ori,is_xori) = 6'b000000;
  endcase
end

assign load_size_out = funct3_in[1:0];
assign load_unsigned_out = funct3_in[2];

assign alu_src_out = opcode_in[5];

assign is_csr = is_system & (funct3_in[2] | funct3_in[1] | funct3_in[0]);
assign csr_wr_en_out = is_csr;
assign csr_on_out = funct3_in;

assign is_csr = is_system & (funct3_in[2] | funct3_in[1] | funct3_in[0]);
assign csr_wr_en_out = is_csr;
assign csr_op_out = funct3_in;

assign iadder_src_out = is_load | is_store | is_jalr;
assign rf_wr_en_out = is_lui | is_auipc | is_jalr | is_jal | is_op | is_load | is_csr | is_op_imm;//these operations require the register file
assign alu_opcode_out[2:0] = funct3_in;
assign alu_opcode_out[3] = funct7_5_in & ~(is_addi | is_slti | is_sltiu | is_andi | is_ori | is_xori);//select between identical funct3 operations

assign wb_mux_sel_out[0] = is_load | is_auipc | is_jal | is_jalr;
assign wb_mux_sel_out[1] = is_lui | is_auipc;
assign wb_mux_sel_out[2] = is_csr | is_jal | is_jalr;

assign imm_type_out[0] = is_op_imm | is_load | is_jalr | is_branch | is_jal;
assign imm_type_out[1] = is_store | is_branch | is_csr;
assign imm_type_out[2] = is_lui | is_auipc | is_jal | is_csr;

assign is_implemented_instr = is_op | is_op_imm | is_branch | is_jal | is_jalr | is_auipc | is_lui | is_system | is_misc_mem | is_load | is_store;

assign illegal_instr_out = ~opcode_in[1] | ~opcode_in[0] | ~is_implemented_instr;

assign mal_word = funct3_in[1] & ~funct3_in[0] & (iadder_l_to_0_in[1] | iadder_l_to_0_in[0]);
assign mal_half = ~funct3_in[1] & funct3_in[0] & iadder_l_to_0_in[0];
assign misaligned = mal_word | mal_half;
assign misaligned_store_out = is_store & misaligned;
assign misaligned_load_out = is_load & misaligned;

assign mem_wr_req_out = is_store & ~misaligned & ~trap_taken_in;

endmodule

```


TESTBENCH:

```


Ln# 1  module tb_marv32_dec;
2
3  // Inputs
4  reg [6:0] opcode_in;
5  reg funct7_5_in;
6  reg [2:0] funct3_in;
7  reg [1:0] iadder_l_to_0_in;
8  reg trap_taken_in;
9
10 // Outputs
11 wire [31:0] alu_opcode_out;
12 wire mem_wr_req_out;
13 wire [1:0] load_size_out;
14 wire load_unsigned_out;
15 wire alu_src_out;
16 wire ladder_src_out;
17 wire csr_wr_en_out;
18 wire rf_wr_en_out;
19 wire [21:0] wb_mux_sel_out;
20 wire [21:0] imm_type_out;
21 wire [21:0] csr_op_out;
22 wire illegal_instr_out;
23 wire misaligned_load_out;
24 wire misaligned_store_out;
25
26 // Instantiate the Unit Under Test (UUT)
27   marv32_deco uut (
28     .opcode_in(opcode_in),
29     .funct7_5_in(funct7_5_in),
30     .funct3_in(funct3_in),
31     .iadder_l_to_0_in(iadder_l_to_0_in),
32     .trap_taken_in(trap_taken_in),
33     .alu_src_in(alu_src_in),
34     .mem_wr_req_out(mem_wr_req_out),
35     .load_size_out(load_size_out),
36     .load_unsigned_out(load_unsigned_out),
37     .alu_src_out(alu_src_out),
38     .ladder_src_out(ladder_src_out),
39     .csr_wr_en_out(csr_wr_en_out),
40     .rf_wr_en_out_rf_wr_en_out,
41     .wb_mux_sel_out(wb_mux_sel_out),
42     .imm_type_out(imm_type_out),
43     .csr_op_out(csr_op_out),
44     .illegal_instr_out(illegal_instr_out),
45     .misaligned_load_out(misaligned_load_out),
46     .misaligned_store_out(misaligned_store_out),
47 );
48
49 initial begin
50   // Initialize Inputs
51   opcode_in = 4'b0000;
52   funct7_5_in = 3'b000;
53   funct3_in = 0;
54   iadder_l_to_0_in = 2'b00;
55   trap_taken_in = 0;
56
57   // Wait 100 ns for global reset to finish
58   #100;
59
60   // Add stimulus here
61   $monitor("At time %t, opcode_in = %b, funct3_in = %b, funct7_5_in = %b, iadder_l_to_0_in = %b, trap_taken_in = %b, alu_opcode_out = %b, mem_wr_req_out = %b, load_size_out = %b, load_unsigned_out = %b, alu_src_out = %b, ladder_src_out = %b, csr_wr_en_out = %b, rf_wr_en_out = %b, wb_mux_sel_out = %b, imm_type_out = %b, csr_op_out = %b, illegal_instr_out = %b, misaligned_load_out = %b, misaligned_store_out = %b", $time, opcode_in, funct3_in, funct7_5_in, iadder_l_to_0_in, trap_taken_in, alu_opcode_out, mem_wr_req_out, load_size_out, load_unsigned_out, alu_src_out, ladder_src_out, csr_wr_en_out, rf_wr_en_out, wb_mux_sel_out, imm_type_out, csr_op_out, illegal_instr_out, misaligned_load_out, misaligned_store_out);
62
63   // Test Vector 1: OPCODE_OP_IMM (ADDI)
64   opcode_in = 7'b01110011;
65   funct3_in = 3'b000;
66   funct7_5_in = 0;
67   iadder_l_to_0_in = 2'b00;
68   trap_taken_in = 0;
69   #10;
70
71   // Test Vector 2: OPCODE_OP_IMM (ADDI)
72   opcode_in = 7'b00110011;
73   funct3_in = 3'b000;
74   funct7_5_in = 0;
75   iadder_l_to_0_in = 2'b00;
76   trap_taken_in = 0;
77   #10;
78
79   // Test Vector 3: OPCODE_LOAD (LB)
80   opcode_in = 7'b00000011;
81   funct3_in = 3'b000;
82   funct7_5_in = 0;
83   iadder_l_to_0_in = 2'b00;
84   trap_taken_in = 0;
85   #10;
86
87   // Test Vector 4: OPCODE_OP (CSR)
88   opcode_in = 7'b00110011;
89   funct3_in = 3'b000;
90   funct7_5_in = 0;
91   iadder_l_to_0_in = 2'b00;
92   trap_taken_in = 0;
93   #10;
94
95   // Finish the test
96   $finish;
97 end
98
99 endmodule

```

WAVE FORM:



IMMEDIATE GENERATOR:



FUNCTIONALITIES:

Instruction Types and Immediate Extraction:

- **R-Type (imm_type_in = 000):** These instructions (e.g., add, sub) don't use an immediate value. The module sets imm_out to zero by replicating the sign bit (bit 31) of the instruction 20 times and concatenating it with the instruction bits 31:20. This essentially ignores the immediate field in the instruction for R-type.
- **I-Type (imm_type_in = 001):** These instructions (e.g., addi, lw, sw) use a sign-extended immediate value in the range of -2^{12} to $2^{12}-1$. The module replicates the sign bit (bit 31) 20 times and concatenates it with instruction bits 31:20 to create the immediate value.
- **S-Type (imm_type_in = 010):** These instructions (e.g., sw, addi) use a sign-extended immediate value in the range of -2^{12} to $2^{12}-1$ for memory access. The module replicates the sign bit (bit 31) 20 times, concatenates it with instruction bits 31:25 and 11:7, forming the immediate value.
- **B-Type (imm_type_in = 011):** These instructions (e.g., beq, jal) use a branch offset. The module creates a 32-bit immediate value by replicating the sign bit (bit 31) 19 times, concatenating it with bits 31, 7, 30:25, 11:8, and a 0 bit at the least significant position. This sign-extends the branch offset based on the branch target location.
- **U-Type (imm_type_in = 100):** These instructions (e.g., lui) use a 20-bit unsigned immediate value. The module takes instruction bits 31:12 and concatenates them with 12 zero bits, forming a 32-bit unsigned immediate value.
- **J-Type (imm_type_in = 101):** These instructions (e.g., jal) use a jump offset. The module replicates the sign bit (bit 31) 11 times, concatenates it with bits 31, 19:12, 20, 30:21, and a 0 bit, forming a 32-bit immediate value for the jump target address.
- **CSR-Type (imm_type_in = 110):** These instructions (e.g., csrrw) use a 5-bit CSR register specifier. The module sets the first 27 bits of imm_out to zero and concatenates them with instruction bits 19:15, forming a 32-bit value with the CSR register number in the lower 5 bits.
- **Invalid (imm_type_in = 111):** This is likely an unused case or an error condition. The module replicates the sign bit (bit 31) 20 times and concatenates it with instruction bits 31:20, similar to R-type behavior.


RTL CODE:

```
C:\IntelfPGA\18.1/msrv32_immediate_generator.v - Default
Ln#      1 module msrv32_immediate_generator(
2           input [31:7] instr_in,
3           input [2:0] imm_type_in,
4           output reg [31:0] imm_out
5       );
6
7
8       parameter R_TYPE      = 3'b000;
9       parameter I_TYPE      = 3'b001;
10      parameter S_TYPE     = 3'b010;
11      parameter B_TYPE     = 3'b011;
12      parameter U_TYPE     = 3'b100;
13      parameter J_TYPE     = 3'b101;
14      parameter CSR_TYPE   = 3'b110;
15
16
17
18
19      always @(*)
20      begin
21          case (imm_type_in)
22              3'b000 : imm_out = { 20(instr_in[31]), instr_in[31:20] };
23              I_TYPE : imm_out = { 20(instr_in[31]), instr_in[31:20] };
24              S_TYPE : imm_out = { 20(instr_in[31]), instr_in[31:25], instr_in[11:7] };
25              B_TYPE : imm_out = { 19(instr_in[31]), instr_in[31], instr_in[7], instr_in[30:25], instr_in[11:8], 1'b0 };
26              U_TYPE : imm_out = { instr_in[31:12], 12'h000 };
27              J_TYPE : imm_out = { 11(instr_in[31]), instr_in[31], instr_in[19:12], instr_in[20], instr_in[30:21], 1'b0 };
28              CSR_TYPE : imm_out = { 27'b0, instr_in[19:15] };
29              3'b111 : imm_out = { 20(instr_in[31]), instr_in[31:20] };
30          endcase
31      end
32
33  endmodule
34
```


TESTBENCH:

```
Ln#      1 module immediate_generator_tb();
2     reg [31:0]instr_in;
3     reg [2:0]imm_type_in;
4     wire [31:0]imm_out;
5
6     integer i;
7
8     msrv32_im| DUT(.instr_in(instr_in),.imm_type_in(imm_type_in),.imm_out(imm_out));
9
10    task initialize;
11        begin
12            instr_in=25'b101001100111100101111110;
13            imm_type_in=2'b0;
14        end
15    endtask
16
17    task select(input [2:0]s);
18        begin
19            imm_type_in=s;
20        end
21    endtask
22
23    initial
24        begin
25            initialize;
26            for(i=0;i<8;i=i+1)
27                begin
28                    select(i);
29                    #10;
30                    #4
31
32            initialize;
33            for(i=0;i<8;i=i+1)
34                begin
35                    select(i);
36                    #10;
37                end
38        end
39    endmodule
40
```

WAVE FORM:



INSTRUCTION DECODER:



FUNCTIONALITIES:

Inputs:

- flush_in: A control signal (1 bit) to reset the instruction decoder.
- instr_in: The 32-bit instruction word to be decoded.
- **Outputs:**
- opcode_out: The opcode field of the instruction (7 bits).
- funct7_out: The funct7 field of the instruction (7 bits). (Might be unused depending on the implementation)
- funct3_out: The funct3 field of the instruction (3 bits).
- rs1_addr_out: The register file address for the first source operand (RS1) (5 bits).
- rs2_addr_out: The register file address for the second source operand (RS2) (5 bits).
- rd_addr_out: The register file address for the destination register (RD) (5 bits).
- csr_addr_out: The CSR (Control and Status Register) address field (12 bits). (Only used for CSR instructions)
- instr_31_7_out: The remaining bits of the instruction from bit 31 to bit 7 (25 bits).

Functionality:

This module acts as a decoder unit for MIPS RV32 instructions. It separates the instruction word (instr_in) into its constituent fields based on their bit positions in the instruction format:

1. Flush Signal:

- The flush_in signal acts as a reset mechanism. If it's high (active), the decoder outputs a constant value of 32'h00000013 (likely an invalid instruction) on all output signals. This might be used to stall the pipeline or signal an error condition.

2. Instruction Multiplexing:

- A wire instr_mux is used to hold the instruction after potential flushing.

- If flush_in is low (inactive), instr_mux is simply assigned the input instruction instr_in.
- If flush_in is high (active), instr_mux is assigned a constant value, effectively replacing the actual instruction with an invalid one.

3. Field Extraction:

- The decoder then extracts specific bit fields from the instr_mux wire based on their known locations within the MIPS RV32 instruction format and assigns them to the corresponding output registers:
 - opcode_out: Captures the opcode bits (bits 6:0) of the instruction.
 - funct7_out: Captures the funct7 bits (bits 31:25) of the instruction. (Might be unused depending on the implementation)
 - funct3_out: Captures the funct3 bits (bits 14:12) of the instruction.
 - csr_addr_out: Captures the CSR address bits (bits 31:20) of the instruction. (Only used for CSR instructions)
 - rs1_addr_out: Captures the register address bits for the first source operand (RS1) (bits 19:15).
 - rs2_addr_out: Captures the register address bits for the second source operand (RS2) (bits 24:20).
 - rd_addr_out: Captures the register address bits for the destination register (RD) (bits 11:7).
 - instr_31_7_out: Captures the remaining bits of the instruction from bit 31 to bit 7 (25 bits). This might be used for immediate value extraction or other instruction-specific purposes.


RTL CODE:

```
C:/intelFPGA/18.1/msrv32_instruction_decoder.v - Default *
Ln# 1 module msrv32_instruction_decoder(input      flush_in,
2                                         input [31:0] instr_in,
3                                         output [6:0]  opcode_out,funct7_out,
4                                         output [2:0]  funct3_out,
5                                         output [4:0]  rsl_addr_out,rs2_addr_out,rd_addr_out,
6                                         output [11:0] csr_addr_out,
7                                         output [24:0] instr_31_7_out
8
9   );
10
11   wire [31:0] instr_mux;
12
13   assign instr_mux = flush_in ? 32'h000000013 : instr_in;
14
15
16   assign opcode_out      = instr_mux[6:0];
17   assign funct3_out     = instr_mux [14:12];
18   assign funct7_out     = instr_mux [31:25];
19   assign csr_addr_out   = instr_mux[31:20];
20   assign rsl_addr_out   = instr_mux[19:15];
21   assign rs2_addr_out   = instr_mux[24:20];
22   assign rd_addr_out    = instr_mux[11:7];
23   assign instr_31_7_out = instr_mux[31:7];
24
25 endmodule
26
```


TESTBENCH:

```
Ln# 1 module instruction_mux_tb();
2   reg flush_in;
3   reg [31:0] instr_in;
4   wire [6:0]opcode_out,funct7_out;
5   wire [2:0]funct3_out;
6   wire [4:0]rsladdr_out,rs2addr_out,rdaddr_out;
7   wire [11:0]csr_addr_out;
8   wire [24:0]instr_out;
9   integer i;
10
11
12   instruction_mux DUT(.flush_in(flush_in),.instr_in(instr_in),.opcode_out(opcode_out),.funct3_out(funct3_out),.funct7_out(funct7_out),.rsladdr_out(rsl
13
14   task initialize;
15   begin
16     instr_in=32'hA423D531;
17   end
18   endtask
19
20   task flu(input s);
21   begin
22     flush_in=s;
23   end
24   endtask
25
26   initial
27   begin
28     initialize;
29     for(i=0;i<2;i=i+1)
30       begin
31         flu(i);
32       end
33     end
34
35   wire [24:0]instr_out;
36   integer i;
37
38
39   instruction_mux DUT(.flush_in(flush_in),.instr_in(instr_in),.opcode_out(opcode_out),.funct3_out(funct3_out),.funct7_out(funct7_out),.rsladdr_o
40
41   task initialize;
42   begin
43     instr_in=32'hA423D531;
44   end
45   endtask
46
47   task flu(input s);
48   begin
49     flush_in=s;
50   end
51   endtask
52
53   initial
54   begin
55     initialize;
56     for(i=0;i<2;i=i+1)
57     begin
58       flu(i);
59       #10;
60     end
61   end
62
63 endmodule
64
```

WAVE FORM:



INTEGER FILE



FUNCTIONALITIES:

1. Register File:

- The module uses an array of 32 registers (reg_file) to store 32-bit integer values. Each register is identified by its address (0 to 31).

2. Read Operations:

- The rs_1_addr_in and rs_2_addr_in signals specify the addresses of the registers to be read for the first and second source operands (RS1 and RS2), respectively.
- The module uses these addresses to access the corresponding registers in reg_file and assign the read data to the rs_1_out and rs_2_out outputs.

3. Write Operations:

- The wr_en_in signal controls write operations to the register file.
- If wr_en_in is high (active) and rd_addr_in is valid (not zero), the data provided by rd_in is written to the register specified by the address rd_addr_in.

4. Forwarding Logic (Datapath Optimization):

- The module implements forwarding logic to optimize the datapath.
 - Two signals, fwd_op1_enable and fwd_op2_enable, are calculated to determine if forwarding is necessary.
 - Forwarding occurs when the destination register (RD) of a write operation is the same address as the source register (RS1 or RS2) of a subsequent read operation in the same clock cycle. In this case, the data being written is forwarded directly to the read output, bypassing the register file. This avoids potential delays caused by writing to the register file and then reading from it in the same cycle.
 - The fwd_op1_enable signal is high if rs_1_addr_in matches rd_addr_in and there's a write operation (wr_en_in is high). This enables forwarding for the first operand (RS1).
 - The fwd_op2_enable signal is similar but checks for rs_2_addr_in and potential forwarding for the second operand (RS2).

5. Reset:

- The reset_in signal initializes the register file. If reset is active, all registers in reg_file are set to zero.

RTL CODE:

```
C:\intelFPGA\18.1/msrv32_integer_file.v - Default
Ln#      module msrv32_integer_file( input  clk_in,  reset_in,
                                         input  [4:0] rs_1_addr_in,rs_2_addr_in,
                                         output [31:0] rs_1_out,rs_2_out,
                                         input  [4:0] rd_addr_in,
                                         input  wr_en_in,
                                         input  [31:0] rd_in
                                         );
                                         );
                                         reg [31:0] reg_file [31:0];
                                         wire fwd_op1_enable, fwd_op2_enable;
                                         integer i;
                                         assign fwd_op1_enable = (rs_1_addr_in == rd_addr_in && wr_en_in == 1'b1) ? 1'b1 : 1'b0;
                                         assign fwd_op2_enable = (rs_2_addr_in == rd_addr_in && wr_en_in == 1'b1) ? 1'b1 : 1'b0;
                                         always@(posedge clk_in or posedge reset_in)
                                         begin
                                         if(reset_in)
                                         begin
                                         for(i = 0; i < 32; i = i+1)
                                         reg_file[i] = 32'b0;
                                         end
                                         else if(wr_en_in && rd_addr_in)
                                         begin
                                         reg_file[rd_addr_in] <= rd_in;
                                         end
                                         end
                                         assign rs_1_out = fwd_op1_enable == 1'b1 ? rd_in : reg_file[rs_1_addr_in];
                                         assign rs_2_out = fwd_op2_enable == 1'b1 ? rd_in : reg_file[rs_2_addr_in];
```

TESTBENCH:

```
module integer_file_tb;
reg clk,rst,wr_en_in;
reg [4:0] rs_1_addr_in,rs_2_addr_in,rd_addr_in;
reg [31:0] rd_in;
wire [31:0]rs_1_out,rs_2_out;

msrv32_integer_file DUT(.clk(clk),.rst(rst),.rs_1_addr_in(rs_1_addr_in),.rs_2_addr_in(rs_2_addr_in),.rd_addr_in(rd_addr_in),.wr_en_in(wr_en_in));
initial
begin
clk=0;
rst=1;
wr_en_in=1;
#20
rst=0;
wr_en_in=1;
rd_in=32'HAD438535;
rs_1_addr_in=5'b01000;
rs_2_addr_in=5'b00101;
rd_addr_in=5'b01000;
```

```

#10
wr_en_in=0;
#10
wr_en_in=0;
rd_in=32'hAD438535;
rs_1_addr_in=5'b01000;
rs_2_addr_in=5'b00101;
rd_addr_in=5'b01011;


#10

rst=0;
wr_en_in=0;
rd_in=32'hAD438535;
rs_1_addr_in=5'b01000;
rs_2_addr_in=5'b00101;
rd_addr_in=5'b01011;


#10;
end
endmodule

```

WAVE AND MEMEORY:



LOAD UNIT



FUNCTIONALITIES:

1. Load Size:

- The load_size_in signal specifies the size of the data to be loaded.
- Based on this value, the module selects the appropriate portion of the data_in for the output.

2. Byte Address Offset:

- The iadder_1_to_0_in signal indicates the byte offset within the loaded word (data_in) based on the base address used for the load instruction. This helps select the specific byte or half-word to be extracted.

3. Sign Extension:

- The load_unsigned_in signal determines whether sign extension is performed during the load operation.
- If load_unsigned_in is high (active), the module performs zero extension for byte and half-word loads. This means the sign bit (bit

- 7 for bytes and bit 15 for half-words) is replicated to fill the higher-order bits of the output.
- o If load_unsigned_in is low (inactive), the sign bit from the loaded data is replicated to extend the sign for signed byte or half-word loads.

4. Output Construction:

- o The module uses three always combinational blocks to handle data selection and sign extension:
 - One block selects the appropriate byte based on iadder_1_to_0_in.
 - Another block selects the appropriate half-word based on iadder_1_to_0_in[1].
 - The third block performs zero extension (if load_unsigned_in is high) or sign extension (if load_unsigned_in is low) for byte and half-word loads.
- o Finally, a case statement within the main always block assembles the final output (lu_output) based on the load_size_in value.
 - For byte loads, the selected byte is concatenated with a zero- or sign-extended upper portion (24 bits) depending on the load_unsigned_in signal.
 - For half-word loads, the selected half-word is concatenated with a zero- or sign-extended upper portion (16 bits).
 - For word loads, the entire data_in is used as the output.

5. AHB Response (Optional):

- o The ahb_resp_in signal might be used for error handling or flow control related to the memory access operation. It's not directly involved in the core data selection or extension logic but could be used to stall the load operation or signal an error condition if ahb_resp_in is low (indicating a failed memory access).

RTL CODE:

```
C:/intelFPGA/18.1/msrv32_lu.v - Default
Ln#
1  module msrv32_lu(
2      input [1:0] load_size_in,
3      input clk_in,
4      input load_unsigned_in,
5      input [31:0] data_in,
6      input [1:0] iadder_1_to_0_in,
7      input ahb_resp_in,
8      output reg [31:0] lu_output
9  );
10
11
12  reg [7:0] data_byte;
13  reg [15:0] data_half;
14  wire [23:0] byte_ext;
15  wire [15:0] half_ext;
16
17  always @(*)
18  begin
19      begin
20          if(!ahb_resp_in)
21              case(load_size_in)
22
23              2'b00: lu_output = (byte_ext, data_byte);
24              2'b01: lu_output = (half_ext, data_half);
25              2'b10: lu_output = data_in;
26              2'b11: lu_output = data_in;
27
28      endcase
29  end
30
31
32  always @*
33  begin
34
35      case(iadder_1_to_0_in)
36
37          2'b00: data_byte = data_in[7:0];
38          2'b01: data_byte = data_in[15:8];
39          2'b10: data_byte = data_in[23:16];
40          2'b11: data_byte = data_in[31:24];
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
```



```
Library Project msrv32.alu.v msrv32.bu.v msrv32.dec.v
Ln#
20  if(!ahb_resp_in)
21  case(load_size_in)
22
23      2'b00: lu_output = (byte_ext, data_byte);
24      2'b01: lu_output = (half_ext, data_half);
25      2'b10: lu_output = data_in;
26      2'b11: lu_output = data_in;
27
28  endcase
29
30
31
32  always @*
33  begin
34
35      case(iadder_1_to_0_in)
36
37          2'b00: data_byte = data_in[7:0];
38          2'b01: data_byte = data_in[15:8];
39          2'b10: data_byte = data_in[23:16];
40          2'b11: data_byte = data_in[31:24];
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
```


TESTBENCH:

```
Ln# 1 module load_unit_tb;
2   reg ahb_resp_in,load_unsigned_in;
3   reg [1:0]load_size_in;
4   reg [31:0]data_in;
5   reg [1:0]iadder_1_to_0_in;
6   reg clk_in;
7   wire [31:0]lu_output;
8
9   msrv32_1u DUT(.clk_in(clk_in),.ahb_resp_in(ahb_resp_in),.data_in(data_in),.iadder_1_to_0_in(iadder_1_to_0_in),.load_unsigned_in(load_unsi
10
11 initial
12 begin
13   data_in=32'h34567890;
14   iadder_1_to_0_in=2'b00;load_unsigned_in=0;load_size_in=2'b00;ahb_resp_in=0:#10
15   iadder_1_to_0_in=2'b00;load_unsigned_in=0;load_size_in=2'b01;ahb_resp_in=1:#10
16   iadder_1_to_0_in=2'b00;load_unsigned_in=0;load_size_in=2'b11;ahb_resp_in=1:#10
17   iadder_1_to_0_in=2'b00;load_unsigned_in=1;load_size_in=2'b00;ahb_resp_in=0:#10
18   iadder_1_to_0_in=2'b00;load_unsigned_in=0;load_size_in=2'b00;ahb_resp_in=1:#10
19   iadder_1_to_0_in=2'b10;load_unsigned_in=1;load_size_in=2'b11;ahb_resp_in=1:#10
20   iadder_1_to_0_in=2'b10;load_unsigned_in=0;load_size_in=2'b11;ahb_resp_in=1:#10
21   iadder_1_to_0_in=2'b11;load_unsigned_in=1;load_size_in=2'b01;ahb_resp_in=1:#10
22
23   iadder_1_to_0_in=2'b00;load_unsigned_in=0;load_size_in=2'b00;ahb_resp_in=1:#10
24   iadder_1_to_0_in=2'b10;load_unsigned_in=1;load_size_in=2'b01;ahb_resp_in=0:#10
25   iadder_1_to_0_in=2'b01;load_unsigned_in=0;load_size_in=2'b11;ahb_resp_in=0:#10
26   iadder_1_to_0_in=2'b01;load_unsigned_in=1;load_size_in=2'b00;ahb_resp_in=1:#10
27   iadder_1_to_0_in=2'b01;load_unsigned_in=0;load_size_in=2'b00;ahb_resp_in=0:#10
28   iadder_1_to_0_in=2'b10;load_unsigned_in=1;load_size_in=2'b11;ahb_resp_in=0:#10
29   iadder_1_to_0_in=2'b11;load_unsigned_in=0;load_size_in=2'b11;ahb_resp_in=0:#10
30   iadder_1_to_0_in=2'b00;load_unsigned_in=1;load_size_in=2'b01;ahb_resp_in=0:#10;
31 end
32
33 endmodule
```

WAVE FORM:



PC MUX:



FUNCTIONALITIES:

Internal Signals

- **i_addr** (reg, 32 bits): The internal register for the instruction address.
- **next_pc** (wire, 32 bits): The calculated next PC value based on branching.

Parameter

- **BOOT_ADDRESS**: The address to which the PC is set upon reset.

Internal Logic

1. Misaligned Instruction Detection:

- `misaligned_instr_out` is set if `next_pc` is misaligned (i.e., if the least significant bit is 1) and `branch_taken_in` is high.

2. PC Increment:

- pc_plus_4_out is calculated as the current pc_in plus 4, which is the address of the next sequential instruction.

3. Next PC Calculation:

- next_pc is calculated as:
 - {iaddr_in, 1'b0} if branch_taken_in is high (indicating a branch),
 - pc_plus_4_out otherwise.

4. PC Multiplexer:

- The pc_mux_out value is selected based on pc_src_in:
 - 2'b00: pc_mux_out is set to BOOT_ADDRESS.
 - 2'b01: pc_mux_out is set to epc_in.
 - 2'b10: pc_mux_out is set to trap_address_in.
 - 2'b11: pc_mux_out is set to next_pc.

5. Instruction Address Update:

- The i_addr register is updated:
 - To BOOT_ADDRESS if rst_in is high (indicating a reset).
 - To pc_mux_out if ahb_ready_in is high (indicating that the AHB is ready).

RTL CODE:

```

C:/intelFPGA/18.1/msrv32_pc.v - Default
Ln#
1  module msrv32_pc (input          branch_taken_in,rst_in,
2    input          ahb_ready_in,
3    input [1:0 ] pc_src_in,
4    input [31:0] epc_in,trap_address_in,pc_in,
5    input          iaddr_in,
6    output         [31:0] pc_plus_4_out,i_addr_out,
7    output         misaligned_instr_out,
8    output reg [31:0] pc_mux_out
9  );
10 reg [31:0] i_addr;
11 parameter BOOT_ADDRESS = 0;
12
13
14 wire [31:0] next_pc;
15
16 assign misaligned_instr_out=next_pc[1] & branch_taken_in;
17 assign pc_plus_4_out = pc_in + 32'h00000004;
18
19
20 assign next_pc=branch_taken_in ? {iaddr_in,1'b0} : pc_plus_4_out;
21
22
23 assign i_addr_out = i_addr;
24
25
26 always@(*)
27 begin
28   case(pc_src_in)
29     2'b00 : pc_mux_out = BOOT_ADDRESS;
30     2'b01 : pc_mux_out = epc_in;
31     2'b10 : pc_mux_out = trap_address_in;
32     2'b11 : pc_mux_out = next_pc;
33     default: pc_mux_out = next_pc;
34   endcase
35 end
36
37 always @(*)
38 begin
39   if(rst_in)
40     i_addr = BOOT_ADDRESS;
41
42   always @(*)
43   begin
44     if(rst_in)
45       i_addr = BOOT_ADDRESS;
46
47   end
48
49   if(rst_in)
50     i_addr = BOOT_ADDRESS;
51   else if(ahb_ready_in)
52     i_addr = pc_mux_out;
53   end
54
55   if(rst_in)
56     i_addr = BOOT_ADDRESS;
57   else if(ahb_ready_in)
58     i_addr = pc_mux_out;
59   end
60
61   if(rst_in)
62     i_addr = BOOT_ADDRESS;
63   else if(ahb_ready_in)
64     i_addr = pc_mux_out;
65   end
66
67   if(rst_in)
68     i_addr = BOOT_ADDRESS;
69   else if(ahb_ready_in)
70     i_addr = pc_mux_out;
71   end
72
73   if(rst_in)
74     i_addr = BOOT_ADDRESS;
75   else if(ahb_ready_in)
76     i_addr = pc_mux_out;
77   end
78
79   if(rst_in)
80     i_addr = BOOT_ADDRESS;
81   else if(ahb_ready_in)
82     i_addr = pc_mux_out;
83   end
84
85   if(rst_in)
86     i_addr = BOOT_ADDRESS;
87   else if(ahb_ready_in)
88     i_addr = pc_mux_out;
89   end
90
91   if(rst_in)
92     i_addr = BOOT_ADDRESS;
93   else if(ahb_ready_in)
94     i_addr = pc_mux_out;
95   end
96
97   if(rst_in)
98     i_addr = BOOT_ADDRESS;
99   else if(ahb_ready_in)
100    i_addr = pc_mux_out;
101
102   if(rst_in)
103     i_addr = BOOT_ADDRESS;
104   else if(ahb_ready_in)
105     i_addr = pc_mux_out;
106   end
107
108   if(rst_in)
109     i_addr = BOOT_ADDRESS;
110   else if(ahb_ready_in)
111     i_addr = pc_mux_out;
112   end
113
114   if(rst_in)
115     i_addr = BOOT_ADDRESS;
116   else if(ahb_ready_in)
117     i_addr = pc_mux_out;
118   end
119
120   if(rst_in)
121     i_addr = BOOT_ADDRESS;
122   else if(ahb_ready_in)
123     i_addr = pc_mux_out;
124   end
125
126   if(rst_in)
127     i_addr = BOOT_ADDRESS;
128   else if(ahb_ready_in)
129     i_addr = pc_mux_out;
130   end
131
132   if(rst_in)
133     i_addr = BOOT_ADDRESS;
134   else if(ahb_ready_in)
135     i_addr = pc_mux_out;
136   end
137
138   if(rst_in)
139     i_addr = BOOT_ADDRESS;
140   else if(ahb_ready_in)
141     i_addr = pc_mux_out;
142   end
143
144   if(rst_in)
145     i_addr = BOOT_ADDRESS;
146   else if(ahb_ready_in)
147     i_addr = pc_mux_out;
148   end
149
150   if(rst_in)
151     i_addr = BOOT_ADDRESS;
152   else if(ahb_ready_in)
153     i_addr = pc_mux_out;
154   end
155
156   if(rst_in)
157     i_addr = BOOT_ADDRESS;
158   else if(ahb_ready_in)
159     i_addr = pc_mux_out;
160   end
161
162   if(rst_in)
163     i_addr = BOOT_ADDRESS;
164   else if(ahb_ready_in)
165     i_addr = pc_mux_out;
166   end
167
168   if(rst_in)
169     i_addr = BOOT_ADDRESS;
170   else if(ahb_ready_in)
171     i_addr = pc_mux_out;
172   end
173
174   if(rst_in)
175     i_addr = BOOT_ADDRESS;
176   else if(ahb_ready_in)
177     i_addr = pc_mux_out;
178   end
179
180   if(rst_in)
181     i_addr = BOOT_ADDRESS;
182   else if(ahb_ready_in)
183     i_addr = pc_mux_out;
184   end
185
186   if(rst_in)
187     i_addr = BOOT_ADDRESS;
188   else if(ahb_ready_in)
189     i_addr = pc_mux_out;
190   end
191
192   if(rst_in)
193     i_addr = BOOT_ADDRESS;
194   else if(ahb_ready_in)
195     i_addr = pc_mux_out;
196   end
197
198   if(rst_in)
199     i_addr = BOOT_ADDRESS;
200   else if(ahb_ready_in)
201     i_addr = pc_mux_out;
202   end
203
204   if(rst_in)
205     i_addr = BOOT_ADDRESS;
206   else if(ahb_ready_in)
207     i_addr = pc_mux_out;
208   end
209
210   if(rst_in)
211     i_addr = BOOT_ADDRESS;
212   else if(ahb_ready_in)
213     i_addr = pc_mux_out;
214   end
215
216   if(rst_in)
217     i_addr = BOOT_ADDRESS;
218   else if(ahb_ready_in)
219     i_addr = pc_mux_out;
220   end
221
222   if(rst_in)
223     i_addr = BOOT_ADDRESS;
224   else if(ahb_ready_in)
225     i_addr = pc_mux_out;
226   end
227
228   if(rst_in)
229     i_addr = BOOT_ADDRESS;
230   else if(ahb_ready_in)
231     i_addr = pc_mux_out;
232   end
233
234   if(rst_in)
235     i_addr = BOOT_ADDRESS;
236   else if(ahb_ready_in)
237     i_addr = pc_mux_out;
238   end
239
240   if(rst_in)
241     i_addr = BOOT_ADDRESS;
242   else if(ahb_ready_in)
243     i_addr = pc_mux_out;
244   end
245
246   if(rst_in)
247     i_addr = BOOT_ADDRESS;
248   else if(ahb_ready_in)
249     i_addr = pc_mux_out;
250   end
251
252   if(rst_in)
253     i_addr = BOOT_ADDRESS;
254   else if(ahb_ready_in)
255     i_addr = pc_mux_out;
256   end
257
258   if(rst_in)
259     i_addr = BOOT_ADDRESS;
260   else if(ahb_ready_in)
261     i_addr = pc_mux_out;
262   end
263
264   if(rst_in)
265     i_addr = BOOT_ADDRESS;
266   else if(ahb_ready_in)
267     i_addr = pc_mux_out;
268   end
269
270   if(rst_in)
271     i_addr = BOOT_ADDRESS;
272   else if(ahb_ready_in)
273     i_addr = pc_mux_out;
274   end
275
276   if(rst_in)
277     i_addr = BOOT_ADDRESS;
278   else if(ahb_ready_in)
279     i_addr = pc_mux_out;
280   end
281
282   if(rst_in)
283     i_addr = BOOT_ADDRESS;
284   else if(ahb_ready_in)
285     i_addr = pc_mux_out;
286   end
287
288   if(rst_in)
289     i_addr = BOOT_ADDRESS;
290   else if(ahb_ready_in)
291     i_addr = pc_mux_out;
292   end
293
294   if(rst_in)
295     i_addr = BOOT_ADDRESS;
296   else if(ahb_ready_in)
297     i_addr = pc_mux_out;
298   end
299
299
300 endmodule

```


TESTBENCH:

```


Ln#
1  module pcmux_tb();
2
3  wire misaligned_instr_out;
4  wire [31:0] pc_mux_out,pc_plus_4_out;
5  reg [31:0] epc_in,pc_in,trap_address_in;
6  reg branch_taken_in,ahb_ready_in,rst_in;
7  reg [1:0] pc_src_in;
8  wire [31:0] i_addr_out;
9
10 msrv32_pc DUT(.pc_mux_out(i_addr_out),.pc_plus_4_out(pc_plus_4_out),.misaligned_instr_out(misaligned_instr_out),
11 .epc_in(epc_in),.iaddr_in(iaddr_in),.trap_address_in(trap_address_in),.pc_src_in(pc_src_in),
12 .rst_in(rst_in),.ahb_ready_in(ahb_ready_in));
13
14 initial
15 begin
16   pc_in=31'4345000;//random number
17   iaddr_in=31'h12344400;//random number
18   epc_in=32'h12244957;
19   trap_address_in=32'h23345D7E5;
20   #5
21   branch_taken_in=1'b0;ahb_ready_in=1'b0;rst_in=1'b0;pc_src_in=2'b00;
22   branch_taken_in=1'b0;ahb_ready_in=1'b0;rst_in=1'b0;pc_src_in=2'b01;
23   branch_taken_in=1'b0;ahb_ready_in=1'b0;rst_in=1'b1;pc_src_in=2'b00;
24   branch_taken_in=1'b0;ahb_ready_in=1'b0;rst_in=1'b0;pc_src_in=2'b01;
25   branch_taken_in=1'b0;ahb_ready_in=1'b1;rst_in=1'b0;pc_src_in=2'b10;
26   branch_taken_in=1'b0;ahb_ready_in=1'b1;rst_in=1'b0;pc_src_in=2'b11;
27   branch_taken_in=1'b1;ahb_ready_in=1'b1;rst_in=1'b0;pc_src_in=2'b10;
28   pc_in=31'h043457772;//random number
29   iaddr_in=31'h012344771;//random number
30   epc_in=32'h03342564;
31   trap_address_in=32'hE31350D44;
32   #5
33   branch_taken_in=1'b0;ahb_ready_in=1'b0;rst_in=1'b0;pc_src_in=2'b00;
34   branch_taken_in=1'b0;ahb_ready_in=1'b0;rst_in=1'b0;pc_src_in=2'b01;
35   branch_taken_in=1'b0;ahb_ready_in=1'b1;rst_in=1'b0;pc_src_in=2'b10;
36   branch_taken_in=1'b0;ahb_ready_in=1'b1;rst_in=1'b0;pc_src_in=2'b11;
37   branch_taken_in=1'b1;ahb_ready_in=1'b1;rst_in=1'b0;pc_src_in=2'b10;
38   branch_taken_in=1'b0;ahb_ready_in=1'b0;rst_in=1'b1;pc_src_in=2'b00;
39   branch_taken_in=1'b0;ahb_ready_in=1'b0;rst_in=1'b1;pc_src_in=2'b01;
40   branch_taken_in=1'b1;ahb_ready_in=1'b1;rst_in=1'b0;pc_src_in=2'b10;
41   branch_taken_in=1'b1;ahb_ready_in=1'b0;rst_in=1'b0;pc_src_in=2'b11;
42   branch_taken_in=1'b1;ahb_ready_in=1'b0;rst_in=1'b0;pc_src_in=2'b10;
43   branch_taken_in=1'b1;ahb_ready_in=1'b1;rst_in=1'b0;pc_src_in=2'b10;
44
45 endmodule

```

WAVE FORM:



REG BLOCK 1



FUNCTIONALITIES:

The module uses a positive edge-triggered clock (posedge clk_in) to synchronize its operation with the system clock.

It includes an always block that executes on every positive clock edge.

Inside the always block, there's an if-else statement to control the value written to the pc_out register.

- If rst_in is high (active reset), the pc_out is reset to the BOOT_ADDRESS. This ensures the program starts from the beginning when the system is reset.
- If rst_in is low (reset inactive), the pc_out is updated with the value provided by the pc_mux_in input. This allows the program counter to change based on the program execution flow.

RTL CODE:


```
C:/intelFPGA/18.1/msrv32_reg_block_1.v - Default*
Ln# | 1  module msrv32_reg_block_1(input          clk_in,rst_in,
2      input      [31:0] pc_mux_in,
3      output reg [31:0] pc_out
4      );
5
6      parameter BOOT_ADDRESS = 0;
7      always@(posedge clk_in)
8      begin
9          if(rst_in)
10             pc_out <= BOOT_ADDRESS;
11         else
12             pc_out <= pc_mux_in;
13     end
14 endmodule
15
```

TESTBENCH:

```
Ln# 1 module reg_block_tb();
2   reg [31:0] pc_mux_in;
3   reg clk_in,rst_in;
4   wire [31:0] pc_out;
5
6   msrv32_reg_block_1 DUT(.pc_mux_in(pc_mux_in),.clk_in(clk_in),.rst_in(rst_in),.pc_out(pc_out));
7
8   always #5 clk_in=~clk_in;
9
10  initial
11    begin
12      clk_in=0;
13      pc_mux_in=32'h12345778;rst_in=0;#10
14      pc_mux_in=32'h12869495;rst_in=0;#10
15      pc_mux_in=32'h12345455;rst_in=0;#10
16      pc_mux_in=32'h12345778;rst_in=0;#12
17      rst_in=1;#10
18      rst_in=0;#10
19      pc_mux_in=32'h1235ED44;rst_in=0;#10
20      pc_mux_in=32'h1235ED44;rst_in=0;#10
21      pc_mux_in=32'h1235ED44;rst_in=0;#10
22      pc_mux_in=32'h1235ED44;rst_in=0;#12;
23    end
24  endmodule
25
```



WAVE FORM:



REG BLOCK 2



FUNCTIONALITIES:

- The module uses a positive edge-triggered clock (posedge clk_in) to synchronize its operation with the system clock.
- It includes an always block that executes on every positive clock edge.
- Inside the always block, there's an if-else statement to handle the reset functionality.
 - If reset_in is high (active reset), all register outputs are reset to specific values (often 0 or default values). This initializes the pipeline registers during processor startup.
 - If reset_in is low (reset inactive), the module latches the various input signals into their respective output registers. This allows the pipeline to operate with the latest values during normal program execution.

RTL CODE:

```
Ln# 1
2
3   module  marv32_reg_block_2(
4     input [4:0] rd_addr_in,
5     input [11:0] csr_addr_in,
6     input [31:0] ral_in, rs2_in, pc_in, pc_plus_4_in, ladder_in, imm_in,
7     input [3:0] alu_opcode_in,
8     input [1:0] load_size_in,
9     input [2:0] wb_mux_sel_in, csr_op_in,
10    input load_unsigned_in, alu_src_in, csr_wr_en_in, branch_taken_in, clk_in, reset_in,
11
12   output reg [4:0] rd_addr_req_out,
13   output reg [11:0] csr_addr_req_out,
14   output reg [31:0] ral_req_out, rs2_req_out, pc_req_out, pc_plus_4_req_out, ladder_out_req_out, imm_req_out,
15   output reg [3:0] alu_opcode_req_out,
16   output reg [1:0] load_size_req_out,
17   output reg [2:0] wb_mux_sel_req_out, csr_op_req_out,
18   output reg load_unsigned_req_out, alu_src_req_out, csr_wr_en_req_out, rf_wr_en_req_out
19 );
20
21 parameter BOOT_ADDRESS = 32'h00000000;
22 parameter WB_ADDR      = 3'b000;
23
24 always @(posedge clk_in)
25 begin
26   if(reset_in)
27     begin
28       rd_addr_req_out <= 5'b00000;
29       csr_addr_req_out <= 12'b000000000000;
30       ral_req_out <= 32'h00000000;
31       rs2_req_out <= 32'h00000000;
32       pc_req_out <= BOOT_ADDRESS;
33       pc_plus_4_req_out <= 32'h00000000;
34       ladder_out_req_out <= 32'h00000000;
35       alu_opcode_req_out <= 4'b0000;
36       load_size_req_out <= 2'b00;
37       load_unsigned_req_out <= 1'b0;
38       alu_src_req_out <= 1'b0;
39       csr_wr_en_req_out <= 1'b0;
40       rf_wr_en_req_out <= 1'b0;
41       wb_mux_sel_req_out <= 3'b000;
42       csr_op_req_out <= 3'b000;
43       imm_req_out <= 32'h00000000;
44   end
45 else
```

```

24     always @ (posedge clk_in)
25       begin
26         if (reset_in)
27           begin
28             rd_addr_req_out <= 5'b00000;
29             csr_addr_req_out <= 12'b000000000000;
30             rsl_req_out <= 32'h00000000;
31             rs2_req_out <= 32'h00000000;
32             pc_req_out <= BOOT_ADDRESS;
33             pc_plus_4_req_out <= 32'h00000000;
34             iadder_out_req_out <= 32'h00000000;
35             alu_opcode_req_out <= 4'b0000;
36             load_size_req_out <= 2'b00;
37             load_unsigned_req_out <= 1'b0;
38             alu_src_req_out <= 1'b0;
39             csr_wr_en_req_out <= 1'b0;
40             rf_wr_en_req_out <= 1'b0;
41             wb_mux_sel_req_out <= WB_ALU;
42             csr_op_req_out <= 3'b000;
43             imm_req_out <= 32'h00000000;
44           end
45         endelse
46           begin
47             rd_addr_req_out <= rd_addr_in;
48             csr_addr_req_out <= csr_addr_in;
49             rsl_req_out <= rsl_in;
50             rs2_req_out <= rs2_in;
51             pc_req_out <= pc_in;
52             pc_plus_4_req_out <= pc_plus_4_in;
53             iadder_out_req_out[31:1] <= iadder_in[31:1];
54             iadder_out_req_out[0] <= branch_taken_in ? 1'b0 : iadder_in[0];
55             alu_src_req_out <= alu_src_in;
56             load_size_req_out <= load_size_in;
57             load_unsigned_req_out <= load_unsigned_in;
58             alu_src_req_out <= alu_src_in;
59             csr_wr_en_req_out <= csr_wr_en_in;
60             rf_wr_en_req_out <= rf_wr_en_in;
61             wb_mux_sel_req_out <= wb_mux_sel_in;
62             csr_op_req_out <= csr_op_in;
63             imm_req_out <= imm_in;
64           end
65         end
66       end
67   endmodule

```

TESTBENCH:

```

module reg_file_2_tb;

// Inputs
reg [4:0] rd_addr_in;
reg [11:0] csr_addr_in;
reg [31:0] rsl_in, rs2_in, pc_in, pc_plus_4_in, iadder_in, imm_in;
reg [3:0] alu_opcode_in;
reg [1:0] load_size_in;
reg [2:0] wb_mux_sel_in, csr_op_in;
reg load_unsigned_in, alu_src_in, csr_wr_en_in, rf_wr_en_in, branch_taken_in, clk_in, reset_in;

// Outputs
wire [4:0] rd_addr_reg_out;
wire [11:0] csr_addr_reg_out;
wire [31:0] rsl_reg_out, rs2_reg_out, pc_reg_out, pc_plus_4_reg_out, iadder_out_reg_out, imm_reg_out;
wire [3:0] alu_opcode_reg_out;
wire [1:0] load_size_reg_out;
wire [2:0] wb_mux_sel_reg_out, csr_op_reg_out;
wire load_unsigned_reg_out, alu_src_reg_out, csr_wr_en_reg_out, rf_wr_en_reg_out;

// Instantiate the Unit Under Test (UUT)
msrv32_reg_block_2 uut (
  .rd_addr_in(rd_addr_in),
  .csr_addr_in(csr_addr_in),
  .rsl_in(rsl_in),
  .rs2_in(rs2_in),
  .pc_in(pc_in),
  .pc_plus_4_in(pc_plus_4_in),
  .iadder_in(iadder_in),
  .imm_in(imm_in),
  .alu_opcode_in(alu_opcode_in),
  .load_size_in(load_size_in),
  .wb_mux_sel_in(wb_mux_sel_in),
  .csr_op_in(csr_op_in),
  .load_unsigned_in(load_unsigned_in),
  .alu_src_in(alu_src_in),
  .csr_wr_en_in(csr_wr_en_in),
  .rf_wr_en_in(rf_wr_en_in),
  .branch_taken_in(branch_taken_in),
  .clk_in(clk_in),
  .reset_in(reset_in),
  .rd_addr_req_out(rd_addr_req_out),
  .csr_addr_req_out(csr_addr_req_out),
  .rsl_req_out(rsl_req_out),
  .rs2_req_out(rs2_req_out),
  .iadder_out(iadder_out),
  .alu_src_out(alu_src_out),
  .csr_wr_en_out(csr_wr_en_out),
  .rf_wr_en_out(rf_wr_en_out),
  .branch_taken_out(branch_taken_out),
  .clk_out(clk_out),
  .reset_out(reset_out),
  .rd_addr_out(rd_addr_out),
  .csr_addr_out(csr_addr_out),
  .rsl_out(rsl_out),
  .rs2_out(rs2_out),
  .iadder_in(iadder_in),
  .alu_src_in(alu_src_in),
  .csr_wr_en_in(csr_wr_en_in),
  .rf_wr_en_in(rf_wr_en_in),
  .branch_taken_in(branch_taken_in),
  .clk_in(clk_in),
  .reset_in(reset_in),
  .rd_addr_req_out(rd_addr_req_out),
  .csr_addr_req_out(csr_addr_req_out),
  .rsl_req_out(rsl_req_out),
  .rs2_req_out(rs2_req_out),
  .iadder_out(iadder_out),
  .alu_src_out(alu_src_out),
  .csr_wr_en_out(csr_wr_en_out),
  .rf_wr_en_out(rf_wr_en_out),
  .branch_taken_out(branch_taken_out),
  .clk_out(clk_out),
  .reset_out(reset_out),
  .rd_addr_out(rd_addr_out),
  .csr_addr_out(csr_addr_out),
  .rsl_out(rsl_out),
  .rs2_out(rs2_out)
);

```

```

// Apply a clock pulse
clk_in = 1;
#10;
clk_in = 0;
#10;

// Test Vector 2: Change some values
rd_addr_in = 5'b01010;
csr_addr_in = 12'b0000011110000;
rs1_in = 32'h12345678;
rs2_in = 32'h7654321;
pc_in = 32'h87654321;
pc_plus_4_in = 32'h87654325;
iadder_in = 32'h00000020;
imm_in = 32'h0000FFFF;
alu_opcode_in = 4'b0101;
load_size_in = 2'b01;
wb_mux_sel_in = 3'b010;
csr_op_in = 3'b011;
load_unsigned_in = 0;
alu_src_in = 0;
csr_wr_en_in = 0;
rf_wr_en_in = 0;
branch_taken_in = 1;
#10;

// Apply a clock pulse
clk_in = 1;
#10;
clk_in = 0;
#10;

// Test Vector 3: Reset the block
reset_in = 1;
#10;

rs2_in = 32'h87654321;
pc_in = 32'h87654321;
pc_plus_4_in = 32'h87654325;
iadder_in = 32'h00000020;
imm_in = 32'h0000FFFF;
alu_opcode_in = 4'b0101;
load_size_in = 2'b01;
wb_mux_sel_in = 3'b010;
csr_op_in = 3'b011;
load_unsigned_in = 0;
alu_src_in = 0;
csr_wr_en_in = 0;
rf_wr_en_in = 0;
branch_taken_in = 1;
#10;

// Apply a clock pulse
clk_in = 1;
#10;
clk_in = 0;
#10;

// Test Vector 3: Reset the block
reset_in = 1;
#10;


// Apply a clock pulse
clk_in = 1;
#10;
clk_in = 0;
#10;


// Finish the test
$finish;
end

initial begin
  $monitor("At time %t, rd_addr_req_out = %b, csr_addr_req_out = %b, rsi_req_out = %b, rs2_req_out = %b, pc_req_out = %b, pc_plus_4_req_out = %b, iadder_out_req_out = %b, imm_req_out = %b, alu_opcode_req_out = %b, load_size_req_out = %b, wb_mux_sel_req_out = %b, csr_op_req_out = %b", $time, rd_addr_req_out, csr_addr_req_out, rsi_req_out, rs2_req_out, pc_req_out, pc_plus_4_req_out, iadder_out_req_out, imm_req_out, alu_opcode_req_out, load_size_req_out, wb_mux_sel_req_out, csr_op_req_out);
end
endmodule


```

WAVE FORM:





STORAGE UNIT



FUNCTIONALITIES:

1. Address Calculation:

- The `d_addr_out` is assigned the base address from `iadder_in` with the two least significant bits cleared to ensure alignment for byte or halfword stores.

2. Data Formatting (always blocks):

- Two separate `always@(*)` blocks handle data formatting based on `funct3_in` and `iadder_in[1:0]`:
 - `byte_dout`: This register stores the `rs2_in` value shifted and padded with zeros depending on the byte address within the word (e.g., for byte address 0, only the lower 8 bits of `rs2_in` are used).
 - `halfword_dout`: This register stores the `rs2_in` value shifted and padded with zeros depending on the halfword address within the word (e.g., for halfword address 0, only the lower 16 bits of `rs2_in` are used).
- Similar `always@(*)` blocks define `byte_wr_mask` and `halfword_wr_mask` which are write masks used to enable writes to specific bytes within a word during byte or halfword stores.

3. Output Selection and Bus Signals (always blocks):

- An `always@(*)` block controls the `data_out`, `ahb_htrans_out`, and `wr_mask_out` based on `funct3_in`, `mem_wr_req_in`, and `ahb_ready_in`:
 - If `ahb_ready_in` is high (bus ready), the block selects the appropriate data (`byte_dout`, `halfword_dout`, or `rs2_in`) based on `funct3_in` for writing. It sets `ahb_htrans_out` to indicate a non-sequential (scattered) access and sets `wr_mask_out` to the corresponding byte or halfword write mask.
 - If `ahb_ready_in` is low (bus not ready), the block sets `ahb_htrans_out` to 0 (no transfer).

4. Memory Write Request:

- The `wr_req_out` is simply assigned the same value as `mem_wr_req_in`. This module doesn't modify the memory write request itself.

RTL CODE:

```
C:/intelFPGA/18.1/msrv32_store_unit.v - Default
Ln# 1  module msrv32_store_unit(input  [1:0 ] funct3_in,
2           input      [31:0] iadder_in,rs2_in,
3           input      mem_wr_req_in,ahb_ready_in,
4           output     [31:0] d_addr_out,
5           output reg [31:0] data_out,
6           output reg [3:0 ] wr_mask_out,
7           output reg [1:0]  ahb_htrans_out,
8           output      wr_req_out
9 );
10
11
12   reg [31:0] byte_dout,halfword_dout;
13   reg [3:0 ] byte_wr_mask,halfword_wr_mask;
14   reg [31:0] d_addr=0;
15
16   assign d_addr_out= {iadder_in[31:2],2'b00};
17
18   assign wr_req_out=mem_wr_req_in;
19
20   always@(*)
21   begin
22     case(iadder_in[1:0])
23       2'b00 : byte_dout = {8'b0,8'b0,8'b0,rs2_in[7:0]};
24       2'b01 : byte_dout = {8'b0,8'b0,rs2_in[7:0],8'b0};
25       2'b10 : byte_dout = {8'b0,rs2_in[7:0],8'b0,8'b0};
26       2'b11 : byte_dout = {rs2_in[7:0],8'b0,8'b0,8'b0};
27       default : byte_dout = 32'b0;
28     endcase
29   end
30
31
32   always@(*)
33   begin
34     case(iadder_in[1])
35       1'b0  : halfword_dout = {16'b0,rs2_in[15:0]};
36       1'b1  : halfword_dout = {rs2_in[15:0],16'b0};
37       default : halfword_dout = 32'b0;
38     endcase
39   end
40
41
42   always@(*)
43   begin
44     if(ahb_ready_in)
45     begin
46       case(func3_in)
47         2'b00 : data_out = byte_dout;
48         2'b01 : data_out = halfword_dout;
49         default : data_out = rs2_in;
50       endcase
51       ahb_htrans_out = 2'b10;
52     end
53     else
54       ahb_htrans_out = 2'b00;
55   end
56
57
58   always@(*)
59   begin
60     case(func3_in)
61       2'b00 : wr_mask_out = byte_wr_mask;
62       2'b01 : wr_mask_out = halfword_wr_mask;
63       default : wr_mask_out = {4{mem_wr_req_in}};
64     endcase
65   end
66
67
68   always@(*)
69   begin
70     case(iadder_in[1:0])
71       2'b00 : byte_wr_mask = {3'b0,mem_wr_req_in};
72       2'b01 : byte_wr_mask = {2'b0,mem_wr_req_in,1'b0};
73       2'b10 : byte_wr_mask = {1'b0,mem_wr_req_in,2'b0};
74       2'b11 : byte_wr_mask = {mem_wr_req_in,3'b0};
75       default : byte_wr_mask = {4{mem_wr_req_in}};
76     endcase
77   end
78
79   always@(*)
80   begin
```

```

        case(func3_in)
            2'b00 : data_out = byte_dout;
            2'b01 : data_out = halfword_dout;
            default : data_out = rs2_in;
        endcase
        ahb_htrans_out = 2'b10;
    end
    else
        ahb_htrans_out = 2'b00;
    end

    always@(*)
    begin
        case(func3_in)
            2'b00 : wr_mask_out = byte_wr_mask;
            2'b01 : wr_mask_out = halfword_wr_mask;
            default : wr_mask_out = {4{mem_wr_req_in}};
        endcase
    end

    always@(*)
    begin
        case(iaddr_in[1:0])
            2'b00 : byte_wr_mask = {3'b0,mem_wr_req_in};
            2'b01 : byte_wr_mask = {2'b0,mem_wr_req_in,1'b0};
            2'b10 : byte_wr_mask = {1'b0,mem_wr_req_in,2'b0};
            2'b11 : byte_wr_mask = {mem_wr_req_in,3'b0};
            default : byte_wr_mask = {4{mem_wr_req_in}};
        endcase
    end

    always@(*)
    begin
        case(iaddr_in[1])
            1'b0 : halfword_wr_mask = {2'b0,{2{mem_wr_req_in}}};
            1'b1 : halfword_wr_mask = {{2{mem_wr_req_in}},2'b0};
            default : halfword_wr_mask = {4{mem_wr_req_in}};
        endcase
    end
end
endmodule

```


TESTBENCH :

```


Ln#          1 module store_unit_tb;
2
3     // Inputs
4     reg [1:0] funct3_in;
5     reg [10:0] iaddr_in;
6     reg [31:0] rs2_in;
7     reg mem_wr_req_in;
8     reg ahb_ready_in;
9
10    // Outputs
11    wire [31:0] d_addr_out;
12    wire [31:0] data_out;
13    wire [31:0] wr_mask_out;
14    wire [1:0] ahb_htrans_out;
15    wire wr_req_out;
16
17    // Instantiate the Unit Under Test (UUT)
18    msrv32_store_unit uut (
19        .funct3_in(funct3_in),
20        .iaddr_in(iaddr_in),
21        .rs2_in(rs2_in),
22        .mem_wr_req_in(mem_wr_req_in),
23        .ahb_ready_in(ahb_ready_in),
24        .d_addr_out(d_addr_out),
25        .data_out(data_out),
26        .wr_mask_out(wr_mask_out),
27        .ahb_htrans_out(ahb_htrans_out),
28        .wr_req_out(wr_req_out)
29    );
30
31    initial begin
32        // Initialize Inputs
33        funct3_in = 0;
34        iaddr_in = 0;
35        rs2_in = 0;
36        mem_wr_req_in = 0;
37        ahb_ready_in = 0;
38
39        // Wait for global reset to finish
40        #100;
41
42        // Test case 1: Byte write, unaligned address
43        funct3_in = 2'b00; // Byte
44        iaddr_in = 32'h00000001; // Address with offset 1
45        rs2_in = 32'h000000FF; // Data to write

```

WAVE FORM:



WB MUX



FUNCTIONALITIES:

1. ALU Second Source Mux (always block assignment):

- This assignment selects the second operand for the ALU based on the alu_source_reg_in signal. It's done outside the main always block for efficiency.
 - If alu_source_reg_in is high, it selects the value from the second source register (rs2_reg_in).
 - If alu_source_reg_in is low, it selects the immediate value (imm_reg_in).
- The output of this mux (alu_2nd_src_mux_out) is not directly an output of the module but might be used internally within the processor.

2. Write-back Mux Selection (always block):

- The always@* block selects the data source for writing back to the register file based on the wb_mux_sel_reg_in control signal.
- It uses a case statement to compare the control signal with predefined constants (WB_ALU, WB_LU, etc.). These constants represent different stages or results within the pipeline that can provide data for writing back.
- Depending on the matched case, the block assigns the corresponding data input (e.g., alu_result_in for ALU output, lu_output_in for Load Unit output, etc.) to the wb_mux_out register.
- If no case is matched, the default behavior assigns the ALU output (alu_result_in) to the write-back mux output.

RTL CODE:

```
Ln# 1 module msrv32_wb_mux_sel_unit(input [2:0] wb_mux_sel_reg_in,
2                                     input [31:0] alu_result_in,lu_output_in,imm_reg_in,
3                                     iadder_out_reg_in,csr_data_in,pc_plus_4_reg_in,rs2_reg_in,
4                                     input alu_source_reg_in,
5                                     output reg [31:0] wb_mux_out,
6                                     output [31:0] alu_2nd_src_mux_out);
7
8     parameter WB_ALU = 3'b000,WB_LU = 3'b001, WB_IMM = 3'b010,WB_IADDER_OUT = 3'b011,
9           WB_CSR = 3'b100, WB_PC_PLUS = 3'b101;
10    assign alu_2nd_src_mux_out = alu_source_reg_in ? rs2_reg_in : imm_reg_in;
11    always@*
12    begin
13        case(wb_mux_sel_reg_in)
14            WB_ALU      : wb_mux_out = alu_result_in;
15            WB_LU       : wb_mux_out = lu_output_in;
16            WB_IMM     : wb_mux_out = imm_reg_in;
17            WB_IADDER_OUT : wb_mux_out = iadder_out_reg_in;
18            WB_CSR      : wb_mux_out = csr_data_in;
19            WB_PC_PLUS  : wb_mux_out = pc_plus_4_reg_in;
20            default     : wb_mux_out = alu_result_in;
21        endcase
22    end
23
24 endmodule
25
```

TESTBENCH:

```
Ln# 1 module tb_msrv32_wb_mux_sel_unit;
2
3     // Inputs
4     reg [2:0] wb_mux_sel_reg_in;
5     reg [31:0] alu_result_in;
6     reg [31:0] lu_output_in;
7     reg [31:0] iadder_out_reg_in;
8     reg [31:0] adder_csr_reg_in;
9     reg [31:0] csr_data_in;
10    reg [31:0] pc_plus_4_reg_in;
11    reg [31:0] rs2_reg_in;
12    reg alu_source_reg_in;
13
14    // Outputs
15    wire [31:0] wb_mux_out;
16    wire [31:0] alu_2nd_src_mux_out;
17
18    // Instantiate the Unit Under Test (UUT)
19    msrv32_wb_mux_sel_unit uut (
20        .wb_mux_sel_in(wb_mux_sel_reg_in),
21        .alu_result_in(alu_result_in),
22        .lu_output_in(lu_output_in),
23        .imm_req_in(imm_req_in),
24        .iadder_out_req_in(iadder_out_reg_in),
25        .csr_data_in(csr_data_in),
26        .pc_plus_4_req_in(pc_plus_4_req_in),
27        .rs2_req_in(rs2_req_in),
28        .alu_source_req_in(alu_source_reg_in),
29        .wb_mux_out(wb_mux_out),
30        .alu_2nd_src_mux_out(alu_2nd_src_mux_out)
31    );
32
33    initial begin
34        // Initialize Inputs
35        wb_mux_sel_req_in = 0;
36        alu_result_in = 0;
37        lu_output_in = 0;
38        imm_req_in = 0;
39        iadder_out_req_in = 0;
40        csr_data_in = 0;
41        pc_plus_4_req_in = 0;
42        rs2_req_in = 0;
43        alu_source_req_in = 0;
44    end


```

```


Line#          .alu_2nd_src_mux_out(alu_2nd_src_mux_out)
30
31
32
33
34     initial begin
35         // Initialize Inputs
36         wb_mux_sel_req_in = 0;
37         alu_result_in = 0;
38         lu_output_in = 0;
39         imm_reg_in = 0;
40         ladder_out_req_in = 0;
41         csr_data_in = 0;
42         pc_plus_4_req_in = 0;
43         rs2_reg_in = 0;
44         alu_source_req_in = 0;
45
46         // Wait for global reset to finish
47         #100;
48
49         // Test case 1: ALU result selection
50         wb_mux_sel_req_in = 3'b000;
51         alu_result_in = 32'hAAAAAAAAAA;
52         #10;
53
54         // Test case 2: LU output selection
55         wb_mux_sel_req_in = 3'b001;
56         lu_output_in = 32'hBBBBBBBBBB;
57         #10;
58
59         // Test case 3: Immediate value selection
60         wb_mux_sel_req_in = 3'b010;
61         imm_reg_in = 32'hCCCCCCCC;
62         #10;
63
64         // Test case 4: IADDER output selection
65         wb_mux_sel_req_in = 3'b011;
66         ladder_out_req_in = 32'hDDDDDDDD;
67         #10;
68
69         // Test case 5: CSR data selection
70         wb_mux_sel_req_in = 3'b100;
71         csr_data_in = 32'hEEEEEEEE;
72         #10;
73
74         // Test case 6: PC plus 4 selection
75         wb_mux_sel_req_in = 3'b101;
76
77         // Test case 7: Immediate value selection
78         wb_mux_sel_req_in = 3'b010;
79         imm_reg_in = 32'hCCCCCCCC;
80         #10;
81
82         // Test case 8: IADDER output selection
83         wb_mux_sel_req_in = 3'b011;
84         ladder_out_req_in = 32'hDDDDDDDD;
85         #10;
86
87         // Test case 9: CSR data selection
88         wb_mux_sel_req_in = 3'b100;
89         csr_data_in = 32'hEEEEEEEE;
90         #10;
91
92         // Test case 10: PC plus 4 selection
93         wb_mux_sel_req_in = 3'b101;
94         pc_plus_4_req_in = 32'hFFFFFFF;
95         #10;
96
97         // Test case 11: ALU second source MUX selection - use RS2
98         alu_source_req_in = 1;
99         rs2_req_in = 32'h12345678;
100        imm_req_in = 32'h87654321;
101        #10;
102
103        // Test case 12: ALU second source MUX selection - use immediate
104        alu_source_req_in = 0;
105        rs2_req_in = 32'h12345678;
106        imm_req_in = 32'h87654321;
107        #10;
108
109        // Finish the test
110        $finish;
111    end
112
113    initial begin
114        $monitor("At time %t, wb_mux_sel_req_in = %b, alu_result_in = %h, lu_output_in = %h, imm_req_in = %h, ladder_out_req_in = %h, csr_data_in = %h, pc_plus_4_req_in = %h, rs2_req_in = %h, alu_source_req_in = %h, wb_mux_out = %h, alu_2nd_src_mux_out = %h");
115    end
116
117 endmodule

```

WAVE FORM:



WRITE ENABLE GENERATOR



FUNCTIONALITIES:

Inputs:

- flush_in: Flush signal (active high).
- rf_wr_en_reg_in: Register file write enable signal (from pipeline).
- csr_wr_en_reg_in: CSR file write enable signal (from pipeline).

Outputs:

- wr_en_integer_file_out: Write enable signal for the integer register file (output).
- wr_en_csr_file_out: Write enable signal for the CSR file (output).

Functionality:

This module uses a simple assignment strategy to generate the write enable signals based on the flush_in signal and the corresponding register file write enable signals from the pipeline (rf_wr_en_reg_in and csr_wr_en_reg_in).

- **Flush Signal Priority:**

- The flush_in signal is an active high signal, likely used for pipeline flushes or other events where writes need to be disabled.
- The assignments prioritize the flush_in signal. If flush_in is high, both output write enables (wr_en_integer_file_out and wr_en_csr_file_out) are set to low (writes disabled), regardless of the original write enable signals from the pipeline.

- **Normal Operation:**

- If flush_in is low (inactive), the module assigns the respective register file write enable signals (rf_wr_en_reg_in and csr_wr_en_reg_in) to the outputs (wr_en_integer_file_out and wr_en_csr_file_out). This allows writes to proceed based on the pipeline's write enable signals when there's no flush condition.

RTL CODE:

```
C:/intelFPGA/18.1/msrv32_wr_en_generator.v -Default*
Ln# |-----|
 1 | module msrv32_wr_en_generator(input flush_in,rf_wr_en_reg_in,csr_wr_en_reg_in,
 2 |                                     output wr_en_integer_file_out,wr_en_csr_file_out
 3 | );
 4 |     assign wr_en_integer_file_out = flush_in ? 1'b0 : rf_wr_en_reg_in;
 5 |     assign wr_en_csr_file_out = flush_in ? 1'b0 : csr_wr_en_reg_in;
 6 |
 7 | endmodule
 8 |
```

TESTBENCH:

```
Ln# |-----| 16 | 4 ps
 1 | module wr_en_generator_tb();
 2 | reg flush_in,csr_wr_en_reg_in,rf_wr_en_reg_in;
 3 | wire wr_en_csr_file_out,wr_en_integer_file_out;
 4 |
 5 | msrv32_wr_en_generator DUT(.flush_in(flush_in),.csr_wr_en_reg_in(csr_wr_en_reg_in),.rf_wr_en_reg_in(rf_wr_en_reg_in),.wr_en_csr_file_out(wr_en_csr_file_out));
 6 |
 7 |
 8 |
 9 | initial
10 | begin
11 |     flush_in=1'b0;csr_wr_en_reg_in=1'b0;rf_wr_en_reg_in=1'b0;#10
12 |     flush_in=1'b0;csr_wr_en_reg_in=1'b0;rf_wr_en_reg_in=1'b1;#10
13 |     flush_in=1'b0;csr_wr_en_reg_in=1'b1;rf_wr_en_reg_in=1'b0;#10
14 |     flush_in=1'b0;csr_wr_en_reg_in=1'b1;rf_wr_en_reg_in=1'b1;#10
15 |     flush_in=1'b1;csr_wr_en_reg_in=1'b0;rf_wr_en_reg_in=1'b0;#10
16 |     flush_in=1'b1;csr_wr_en_reg_in=1'b0;rf_wr_en_reg_in=1'b1;#10
17 |     flush_in=1'b1;csr_wr_en_reg_in=1'b1;rf_wr_en_reg_in=1'b0;#10
18 |     flush_in=1'b1;csr_wr_en_reg_in=1'b1;rf_wr_en_reg_in=1'b1;#10
19 |
20 | end
21 | endmodule
22 |
```

WAVE FORM:

