

root
: Root
board
: X86DistBoard
pc
: Pc
pci_host
: PcPciHost
pio
com_1
: Uart8250
pio
fake_com_2
: IsaFake
pio
fake_com_3
: IsaFake
pio
fake_com_4
: IsaFake
pio
fake_floppy
: IsaFake
pio
empty_isa
: IsaFake
pio
default_bus
: IOXBar
cpu_side_ports
mem_side_ports
default
bad_addr
: BadAddr
pio
south_bridge
: SouthBridge
speaker
: PcSpeaker
pio
pic2
: I8259
inputs
output
pio
pit
: I8254
int_pin
pio
dma1
: I8237
pio
cmos
: Cmos
pio
int_pin
pic1
: I8259
pio
inputs
output
keyboard
: I8042
pio
keyboard_int_pin
mouse_int_pin
io_apic
: I82094AA
inputs
pio
int_requestor
ide
: X86IdeController
pio
dma
int_primary
int_secondary
iobus
: IOXBar
default
mem_side_ports
cpu_side_ports
ethernet
: IGbE_e1000
pio
dma
interface
etherlink
: DistEtherLink
int0
bridge
: Bridge
mem_side_port
cpu_side_port
apicbridge
: Bridge
cpu_side_port
mem_side_port
system_port
memory
: ChanneledMemory
mem_ctrl
: MemCtrl
port
processor
: SimpleSwitchableProcessor
start2
: SimpleCore
core
: X86KvmCPU
mmu
: X86MMU
itb
: X86TLB
walker
: X86PagetableWalker
port
dtb
: X86TLB
walker
: X86PagetableWalker
port
interrupts
: X86LocalApic
pio
int_responder
int_requestor
icache_port
dcache_port
start3
: SimpleCore
core
: X86KvmCPU
mmu
: X86MMU
itb
: X86TLB
walker
: X86PagetableWalker
port
dtb
: X86TLB
walker
: X86PagetableWalker
port
interrupts
: X86LocalApic
pio
int_responder
int_requestor
icache_port
dcache_port
start4
: SimpleCore
core
: X86KvmCPU
mmu
: X86MMU
itb
: X86TLB
walker
: X86PagetableWalker
port
dtb
: X86TLB
walker
: X86PagetableWalker
port
interrupts
: X86LocalApic
pio
int_responder
int_requestor
icache_port
dcache_port
start5
: SimpleCore
core
: X86KvmCPU
mmu
: X86MMU
itb
: X86TLB
walker
: X86PagetableWalker
port
dtb
: X86TLB
walker
: X86PagetableWalker
port
interrupts
: X86LocalApic
pio
int_responder
int_requestor
icache_port
dcache_port
start6
: SimpleCore
core
: X86KvmCPU
mmu
: X86MMU
itb
: X86TLB
walker
: X86PagetableWalker
port
dtb
: X86TLB
walker
: X86PagetableWalker
port
interrupts
: X86LocalApic
pio
int_responder
int_requestor
icache_port
dcache_port
start7
: SimpleCore
core
: X86KvmCPU
mmu
: X86MMU
itb
: X86TLB
walker
: X86PagetableWalker
port
dtb
: X86TLB
walker
: X86PagetableWalker
port
interrupts
: X86LocalApic
pio
int_responder
int_requestor
icache_port
dcache_port
start0
: SimpleCore
core
: X86KvmCPU
mmu
: X86MMU
itb
: X86TLB
walker
: X86PagetableWalker
port
dtb
: X86TLB
walker
: X86PagetableWalker
port
interrupts
: X86LocalApic
pio
int_responder
int_requestor
icache_port
dcache_port
start1
: SimpleCore
core
: X86KvmCPU
mmu
: X86MMU
itb
: X86TLB
walker
: X86PagetableWalker
port
dtb
: X86TLB
walker
: X86PagetableWalker
port
interrupts
: X86LocalApic
pio
int_responder
int_requestor
icache_port
dcache_port
cache_hierarchy
: PrivateL1CacheHierarchy
iocache
: Cache
cpu_side
mem_side
membus
: SystemXBar
mem_side_ports
default
cpu_side_ports
badaddr_responder
: BadAddr
pio
iptw_caches2
: MMUCache
mem_side
cpu_side
dptw_caches2
: MMUCache
mem_side
cpu_side
l1icaches3
: L1ICache
mem_side
cpu_side
l1dcaches3
: L1DCache
mem_side
cpu_side
iptw_caches3
: MMUCache
mem_side
cpu_side
dptw_caches3
: MMUCache
mem_side
cpu_side
l1icaches4
: L1ICache
mem_side
cpu_side
l1dcaches4
: L1DCache
mem_side
cpu_side
iptw_caches4
: MMUCache
mem_side
cpu_side
dptw_caches4
: MMUCache
mem_side
cpu_side
l1icaches5
: L1ICache
mem_side
cpu_side
l1dcaches5
: L1DCache
mem_side
cpu_side
iptw_caches5
: MMUCache
mem_side
cpu_side
dptw_caches5
: MMUCache
mem_side
cpu_side
l1icaches6
: L1ICache
mem_side
cpu_side
l1dcaches6
: L1DCache
mem_side
cpu_side
iptw_caches6
: MMUCache
mem_side
cpu_side
dptw_caches6
: MMUCache
mem_side
cpu_side
l1icaches7
: L1ICache
mem_side
cpu_side
l1dcaches7
: L1DCache
mem_side
cpu_side
iptw_caches7
: MMUCache
mem_side
cpu_side
dptw_caches7
: MMUCache
mem_side
cpu_side
l1icaches0
: L1ICache
mem_side
cpu_side
l1dcaches0
: L1DCache
mem_side
cpu_side
iptw_caches0
: MMUCache
mem_side
cpu_side
dptw_caches0
: MMUCache
mem_side
cpu_side
l1icaches1
: L1ICache
mem_side
cpu_side
l1dcaches1
: L1DCache
mem_side
cpu_side
iptw_caches1
: MMUCache
mem_side
cpu_side
dptw_caches1
: MMUCache
mem_side
cpu_side
l1icaches2
: L1ICache
mem_side
cpu_side
l1dcaches2
: L1DCache
mem_side
cpu_side