root
: Root

board
: X86Board

processor
: SimpleSwitchableProcessor

start00
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start01
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start02
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start03
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start04
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start05
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start06
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start07
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start08
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start09
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start10
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start11
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start12
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start13
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start14
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

start15
: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

cache_hierarchy
: PrivateL1CacheHierarchy

membus
: SystemXBar

badaddr_responder
: BadAddr

l1icaches00
: L1ICache

l1icaches01
: L1ICache

l1icaches02
: L1ICache

l1icaches03
: L1ICache

l1icaches04
: L1ICache

l1icaches05
: L1ICache

l1icaches06
: L1ICache

l1icaches07
: L1ICache

l1icaches08
: L1ICache

l1icaches09
: L1ICache

l1icaches10
: L1ICache

l1icaches11
: L1ICache

l1icaches12
: L1ICache

l1icaches13
: L1ICache

l1icaches14
: L1ICache

l1icaches15
: L1ICache

l1dcaches00
: L1DCache

l1dcaches01
: L1DCache

l1dcaches02
: L1DCache

l1dcaches03
: L1DCache

l1dcaches04
: L1DCache

l1dcaches05
: L1DCache

l1dcaches06
: L1DCache

l1dcaches07
: L1DCache

l1dcaches08
: L1DCache

l1dcaches09
: L1DCache

l1dcaches10
: L1DCache

l1dcaches11
: L1DCache

l1dcaches12
: L1DCache

l1dcaches13
: L1DCache

l1dcaches14
: L1DCache

l1dcaches15
: L1DCache

iptw_caches00
: MMUCache

iptw_caches01
: MMUCache

iptw_caches02
: MMUCache

iptw_caches03
: MMUCache

iptw_caches04
: MMUCache

iptw_caches05
: MMUCache

iptw_caches06
: MMUCache

iptw_caches07
: MMUCache

iptw_caches08
: MMUCache

iptw_caches09
: MMUCache

iptw_caches10
: MMUCache

iptw_caches11
: MMUCache

iptw_caches12
: MMUCache

iptw_caches13
: MMUCache

iptw_caches14
: MMUCache

iptw_caches15
: MMUCache

dptw_caches00
: MMUCache

dptw_caches01
: MMUCache

dptw_caches02
: MMUCache

dptw_caches03
: MMUCache

dptw_caches04
: MMUCache

dptw_caches05
: MMUCache

dptw_caches06
: MMUCache

dptw_caches07
: MMUCache

dptw_caches08
: MMUCache

dptw_caches09
: MMUCache

dptw_caches10
: MMUCache

dptw_caches11
: MMUCache

dptw_caches12
: MMUCache

dptw_caches13
: MMUCache

dptw_caches14
: MMUCache

dptw_caches15
: MMUCache

iocache
: Cache

pc
: Pc

south_bridge
: SouthBridge

pic1
: I8259

pic2
: I8259

cmos

: Cmos

dma1
: I8237

keyboard
: I8042

pit
: I8254

speaker
: PcSpeaker

io_apic
: I82094AA

ide
: X86IdeController

pci_host
: PcPciHost

com_1
: Uart8250

fake_com_2
: IsaFake

fake_com_3
: IsaFake

fake_com_4
: IsaFake

fake_floppy
: IsaFake

default_bus
: IOXBar

empty_isa
: IsaFake

bad_addr
: BadAddr

iobus
: IOXBar

bridge
: Bridge

apicbridge
: Bridge

system_port

cpu_side_ports

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

int_responder int_requestor

mem_side_ports

pio icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port pio int_responder int_requestor

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

pio int_responder int_requestor icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

port pio int_responder int_requestor

mem_side_port cpu_side_port mem_side

default

cpu_side pio

output

inputs

pio inputs

mem_side_ports

inputs output

int_pin

int_secondary int_primary

pio

pio

pio

pio keyboard_int_pin mouse_int_pin

pio int_pin pio

int_requestor

cpu_side_ports

pio

pio dma

pio pio pio pio pio pio

cpu_side_ports

default

mem_side_ports default

pio

pio

cpu_side_port mem_side_port