root
: Root

switch
: EtherSwitch

node0
: X86EthernetBoard

processor
: SimpleSwitchableProcessor

start

: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

cache_hierarchy
: PrivateL1CacheHierarchy

membus
: SystemXBar

badaddr_responder
: BadAddr

l1icaches
: L1ICache

l1dcaches
: L1DCache

iptw_caches
: MMUCache

dptw_caches
: MMUCache

iocache
: Cache

pc
: Pc

south_bridge
: SouthBridge

pic1
: I8259

pic2
: I8259

cmos

: Cmos

dma1
: I8237

keyboard
: I8042

pit
: I8254

speaker
: PcSpeaker

io_apic
: I82094AA

ide
: X86IdeController

pci_host
: PcPciHost

com_1
: Uart8250

fake_com_2
: IsaFake

fake_com_3
: IsaFake

fake_com_4
: IsaFake

fake_floppy
: IsaFake

default_bus
: IOXBar

empty_isa
: IsaFake

bad_addr
: BadAddr

iobus
: IOXBar

bridge
: Bridge

apicbridge
: Bridge

ethernet
: IGbE_e1000

node0_link
: EtherLink

node1
: X86EthernetBoard

processor
: SimpleSwitchableProcessor

start

: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

cache_hierarchy
: PrivateL1CacheHierarchy

membus
: SystemXBar

badaddr_responder
: BadAddr

l1icaches
: L1ICache

l1dcaches
: L1DCache

iptw_caches
: MMUCache

dptw_caches
: MMUCache

iocache
: Cache

pc
: Pc

south_bridge
: SouthBridge

pic1
: I8259

pic2
: I8259

cmos

: Cmos

dma1
: I8237

keyboard
: I8042

pit
: I8254

speaker
: PcSpeaker

io_apic
: I82094AA

ide
: X86IdeController

pci_host
: PcPciHost

com_1
: Uart8250

fake_com_2
: IsaFake

fake_com_3
: IsaFake

fake_com_4
: IsaFake

fake_floppy
: IsaFake

default_bus
: IOXBar

empty_isa
: IsaFake

bad_addr
: BadAddr

iobus
: IOXBar

bridge
: Bridge

apicbridge
: Bridge

ethernet
: IGbE_e1000

node1_link
: EtherLink

node2
: X86EthernetBoard

processor
: SimpleSwitchableProcessor

start

: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

cache_hierarchy
: PrivateL1CacheHierarchy

membus
: SystemXBar

badaddr_responder
: BadAddr

l1icaches
: L1ICache

l1dcaches
: L1DCache

iptw_caches
: MMUCache

dptw_caches
: MMUCache

iocache
: Cache

pc
: Pc

south_bridge
: SouthBridge

pic1
: I8259

pic2
: I8259

cmos

: Cmos

dma1
: I8237

keyboard
: I8042

pit
: I8254

speaker
: PcSpeaker

io_apic
: I82094AA

ide
: X86IdeController

pci_host
: PcPciHost

com_1
: Uart8250

fake_com_2
: IsaFake

fake_com_3
: IsaFake

fake_com_4
: IsaFake

fake_floppy
: IsaFake

default_bus
: IOXBar

empty_isa
: IsaFake

bad_addr
: BadAddr

iobus
: IOXBar

bridge
: Bridge

apicbridge
: Bridge

ethernet
: IGbE_e1000

node2_link
: EtherLink

node3
: X86EthernetBoard

processor
: SimpleSwitchableProcessor

start

: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

cache_hierarchy
: PrivateL1CacheHierarchy

membus
: SystemXBar

badaddr_responder
: BadAddr

l1icaches
: L1ICache

l1dcaches
: L1DCache

iptw_caches
: MMUCache

dptw_caches
: MMUCache

iocache
: Cache

pc
: Pc

south_bridge
: SouthBridge

pic1
: I8259

pic2
: I8259

cmos

: Cmos

dma1
: I8237

keyboard
: I8042

pit
: I8254

speaker
: PcSpeaker

io_apic
: I82094AA

ide
: X86IdeController

pci_host
: PcPciHost

com_1
: Uart8250

fake_com_2
: IsaFake

fake_com_3
: IsaFake

fake_com_4
: IsaFake

fake_floppy
: IsaFake

default_bus
: IOXBar

empty_isa
: IsaFake

bad_addr
: BadAddr

iobus
: IOXBar

bridge
: Bridge

apicbridge
: Bridge

ethernet
: IGbE_e1000

node3_link
: EtherLink

node4
: X86EthernetBoard

processor
: SimpleSwitchableProcessor

start

: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

cache_hierarchy
: PrivateL1CacheHierarchy

membus
: SystemXBar

badaddr_responder
: BadAddr

l1icaches
: L1ICache

l1dcaches
: L1DCache

iptw_caches
: MMUCache

dptw_caches
: MMUCache

iocache
: Cache

pc
: Pc

south_bridge
: SouthBridge

pic1
: I8259

pic2
: I8259

cmos

: Cmos

dma1
: I8237

keyboard
: I8042

pit
: I8254

speaker
: PcSpeaker

io_apic
: I82094AA

ide
: X86IdeController

pci_host
: PcPciHost

com_1
: Uart8250

fake_com_2
: IsaFake

fake_com_3
: IsaFake

fake_com_4
: IsaFake

fake_floppy
: IsaFake

default_bus
: IOXBar

empty_isa
: IsaFake

bad_addr
: BadAddr

iobus
: IOXBar

bridge
: Bridge

apicbridge
: Bridge

ethernet
: IGbE_e1000

node4_link
: EtherLink

node5
: X86EthernetBoard

processor
: SimpleSwitchableProcessor

start

: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

cache_hierarchy
: PrivateL1CacheHierarchy

membus
: SystemXBar

badaddr_responder
: BadAddr

l1icaches
: L1ICache

l1dcaches
: L1DCache

iptw_caches
: MMUCache

dptw_caches
: MMUCache

iocache
: Cache

pc
: Pc

south_bridge
: SouthBridge

pic1
: I8259

pic2
: I8259

cmos

: Cmos

dma1
: I8237

keyboard
: I8042

pit
: I8254

speaker
: PcSpeaker

io_apic
: I82094AA

ide
: X86IdeController

pci_host
: PcPciHost

com_1
: Uart8250

fake_com_2
: IsaFake

fake_com_3
: IsaFake

fake_com_4
: IsaFake

fake_floppy
: IsaFake

default_bus
: IOXBar

empty_isa
: IsaFake

bad_addr
: BadAddr

iobus
: IOXBar

bridge
: Bridge

apicbridge
: Bridge

ethernet
: IGbE_e1000

node5_link
: EtherLink

node6
: X86EthernetBoard

processor
: SimpleSwitchableProcessor

start

: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

cache_hierarchy
: PrivateL1CacheHierarchy

membus
: SystemXBar

badaddr_responder
: BadAddr

l1icaches
: L1ICache

l1dcaches
: L1DCache

iptw_caches
: MMUCache

dptw_caches
: MMUCache

iocache
: Cache

pc
: Pc

south_bridge
: SouthBridge

pic1
: I8259

pic2
: I8259

cmos

: Cmos

dma1
: I8237

keyboard
: I8042

pit
: I8254

speaker
: PcSpeaker

io_apic
: I82094AA

ide
: X86IdeController

pci_host
: PcPciHost

com_1
: Uart8250

fake_com_2
: IsaFake

fake_com_3
: IsaFake

fake_com_4
: IsaFake

fake_floppy
: IsaFake

default_bus
: IOXBar

empty_isa
: IsaFake

bad_addr
: BadAddr

iobus
: IOXBar

bridge
: Bridge

apicbridge
: Bridge

ethernet
: IGbE_e1000

node6_link
: EtherLink

node7
: X86EthernetBoard

processor
: SimpleSwitchableProcessor

start

: SimpleCore

core

: X86KvmCPU

mmu

: X86MMU

itb
: X86TLB

walker
: X86PagetableWalker

dtb
: X86TLB

walker
: X86PagetableWalker

interrupts
: X86LocalApic

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

cache_hierarchy
: PrivateL1CacheHierarchy

membus
: SystemXBar

badaddr_responder
: BadAddr

l1icaches
: L1ICache

l1dcaches
: L1DCache

iptw_caches
: MMUCache

dptw_caches
: MMUCache

iocache
: Cache

pc
: Pc

south_bridge
: SouthBridge

pic1
: I8259

pic2
: I8259

cmos

: Cmos

dma1
: I8237

keyboard
: I8042

pit
: I8254

speaker
: PcSpeaker

io_apic
: I82094AA

ide
: X86IdeController

pci_host
: PcPciHost

com_1
: Uart8250

fake_com_2
: IsaFake

fake_com_3
: IsaFake

fake_com_4
: IsaFake

fake_floppy
: IsaFake

default_bus
: IOXBar

empty_isa
: IsaFake

bad_addr
: BadAddr

iobus
: IOXBar

bridge
: Bridge

apicbridge
: Bridge

ethernet
: IGbE_e1000

node7_link
: EtherLink

interface

int1 int1 int1 int1 int1 int1 int1 int1

system_port

cpu_side_ports

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

int_responder int_requestor

mem_side_ports

port pio

cpu_side_port mem_side_port mem_side mem_side mem_side mem_side mem_side

default

cpu_side pio

output

inputs

pio inputs

mem_side_ports

inputs output

int_pin

int_secondary int_primary

pio

pio

pio

pio keyboard_int_pin mouse_int_pin

pio int_pin pio

int_requestor

cpu_side_ports

pio

pio dma

pio pio pio pio pio pio

cpu_side_ports

default

mem_side_ports default

pio

pio

interface pio dma mem_side_port cpu_side_port

int0

system_port

cpu_side_ports

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

int_responder int_requestor

mem_side_ports

port pio

cpu_side_port mem_side_port mem_side mem_side mem_side mem_side mem_side

default

cpu_side pio

output

inputs

pio inputs

mem_side_ports

inputs output

int_pin

int_secondary int_primary

pio

pio

pio

pio keyboard_int_pin mouse_int_pin

pio int_pin pio

int_requestor

cpu_side_ports

pio

pio dma

pio pio pio pio pio pio

cpu_side_ports

default

mem_side_ports default

pio

pio

interface pio dma mem_side_port cpu_side_port

int0

system_port

cpu_side_ports

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

int_responder int_requestor

mem_side_ports

port pio

cpu_side_port mem_side_port mem_side mem_side mem_side mem_side mem_side

default

cpu_side pio

output

inputs

pio inputs

mem_side_ports

inputs output

int_pin

int_secondary int_primary

pio

pio

pio

pio keyboard_int_pin mouse_int_pin

pio int_pin pio

int_requestor

cpu_side_ports

pio

pio dma

pio pio pio pio pio pio

cpu_side_ports

default

mem_side_ports default

pio

pio

interface pio dma mem_side_port cpu_side_port

int0

system_port

cpu_side_ports

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

int_responder int_requestor

mem_side_ports

port pio

cpu_side_port mem_side_port mem_side mem_side mem_side mem_side mem_side

default

cpu_side pio

output

inputs

pio inputs

mem_side_ports

inputs output

int_pin

int_secondary int_primary

pio

pio

pio

pio keyboard_int_pin mouse_int_pin

pio int_pin pio

int_requestor

cpu_side_ports

pio

pio dma

pio pio pio pio pio pio

cpu_side_ports

default

mem_side_ports default

pio

pio

interface pio dma mem_side_port cpu_side_port

int0

system_port

cpu_side_ports

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

int_requestor int_responder

mem_side_ports

port pio

mem_side mem_side mem_side mem_side mem_side mem_side_port cpu_side_port

default

pio cpu_side

output

inputs

inputs pio

mem_side_ports

inputs output

int_pin

int_secondary int_primary

pio

pio

pio

mouse_int_pin keyboard_int_pin pio

int_pin pio pio

int_requestor

cpu_side_ports

pio

dma pio

pio pio pio pio pio pio

cpu_side_ports

default

default mem_side_ports

pio

pio

cpu_side_port mem_side_port dma pio interface

int0

system_port

cpu_side_ports

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

int_requestor int_responder

mem_side_ports

port pio

mem_side mem_side mem_side mem_side mem_side mem_side_port cpu_side_port

default

pio cpu_side

output

inputs

inputs pio

mem_side_ports

inputs output

int_pin

int_secondary int_primary

pio

pio

pio

mouse_int_pin keyboard_int_pin pio

int_pin pio pio

int_requestor

cpu_side_ports

pio

dma pio

pio pio pio pio pio pio

cpu_side_ports

default

default mem_side_ports

pio

pio

cpu_side_port mem_side_port dma pio interface

int0

system_port

cpu_side_ports

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

int_requestor int_responder

mem_side_ports

port pio

mem_side mem_side mem_side mem_side mem_side mem_side_port cpu_side_port

default

pio cpu_side

output

inputs

inputs pio

mem_side_ports

inputs output

int_pin

int_primary int_secondary

pio

pio

pio

mouse_int_pin keyboard_int_pin pio

int_pin pio pio

int_requestor

cpu_side_ports

pio

dma pio

pio pio pio pio pio pio

cpu_side_ports

default

default mem_side_ports

pio

pio

cpu_side_port mem_side_port dma pio interface

int0

system_port

cpu_side_ports

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

int_requestor int_responder

mem_side_ports

port pio

mem_side mem_side mem_side mem_side mem_side mem_side_port cpu_side_port

default

pio cpu_side

output

inputs

inputs pio

mem_side_ports

inputs output

int_pin

int_primary int_secondary

pio

pio

pio

mouse_int_pin keyboard_int_pin pio

int_pin pio pio

int_requestor

cpu_side_ports

pio

dma pio

pio pio pio pio pio pio

cpu_side_ports

default

default mem_side_ports

pio

pio

cpu_side_port mem_side_port dma pio interface

int0