DMOS
500mA Low-Dropout Regulator

FEATURES

● **NEW DMOS TOPOLOGY:**
   Ultra Low Dropout Voltage:
      115mV Typ at 500mA and 3.3V Output
   Output Capacitor NOT Required for Stability
● **FAST TRANSIENT RESPONSE**
● **VERY LOW NOISE: 33μVrms**
● **HIGH ACCURACY: ±2% max**
● **HIGH EFFICIENCY:**
   I_{GND} = 1mA at I_{OUT} = 500mA
   Not Enabled: I_{GND} = 0.5μA
● **2.5V, 2.7V, 3.0V, 3.3V, 5.0V, AND ADJUSTABLE OUTPUT VERSIONS**
● **FOLDBACK CURRENT LIMIT**
● **THERMAL PROTECTION**
● **OUTPUT VOLTAGE ERROR INDICATOR**[1]
● **SMALL SURFACE-MOUNT PACKAGES:**
   SOT223-5, DDPAK-5, SO-8

APPLICATIONS

● **PORTABLE COMMUNICATION DEVICES**
● **BATTERY-POWERED EQUIPMENT**
● **PERSONAL DIGITAL ASSISTANTS**
● **MODEMS**
● **BAR-CODE SCANNERS**
● **BACKUP POWER SUPPLIES**

## DESCRIPTION

The REG103 is a family of low-noise, low-dropout, linear regulators with low ground pin current. Its new DMOS topology provides significant improvement over previous designs, including low-dropout voltage (only 115mV typ at full load), and better transient performance. In addition, no output capacitor is required for stability, unlike conventional low-dropout regulators that are difficult to compensate and require expensive low ESR capacitors greater than 1μF.

Typical ground pin current is only 1mA (at I_{OUT} = 500mA) and drops to 0.5μA in *not enabled* mode. Unlike regulators with PNP pass devices, quiescent current remains relatively constant over load variations and under dropout conditions.

The REG103 has very low output noise (typically 33μVrms for V_{OUT} = 3.3V with C_{NR} = 0.01μF), making it ideal for use in portable communications equipment. On-chip trimming results in high output voltage accuracy. Accuracy is maintained over temperature, line, and load variations. Key parameters are tested over the specified temperature range (–40°C to +85°C).

The SO-8 version of the REG103 has an $\overline{ERROR}$ pin that provides a *power good* flag, indicating the regulator is in regulation. The REG103 is well protected—internal circuitry provides a current limit that protects the load from damage. Thermal protection circuitry keeps the chip from being damaged by excessive temperature. In addition to the SO-8 package, the REG103 is also available in the DDPAK and the SOT223-5.

NOTE: (1) SO-8 Package Only. (2) Optional.

TEXAS INSTRUMENTS
www.ti.com

ABSOLUTE MAXIMUM RATINGS[1]

Supply Input Voltage, V_{IN} .... –0.3V to 16V
Enable Input Voltage, V_{EN} .... –0.3V to V_{IN}
Feedback Voltage, V_{FB} .... –0.3V to 6.0V
NR Pin Voltage, V_{NR} .... –0.3V to 6.0V
Error Flag Output .... –0.3V to 6V
Error Flag Current 2mA
Output Short-Circuit Duration .... Indefinite
Operating Temperature Range .... –55°C to +125°C
Storage Temperature Range .... –65°C to +150°C
Junction Temperature .... –55°C to +150°C
Lead Temperature (soldering, 3s, SO-8, SOT, and DDPAK) .... +240°C
ESD Rating: HBM (V_{OUT} to GND) 1.5kV
              HBM (All other pins) 2kV
              CDM 500V

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

⚠ ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION[1]

| PRODUCT	V_{OUT}
REG103**xx**-*yyyy*/*zzz*	**XX** is package designator. **YYYY** is typical output voltage (5 = 5.0V, 2.85 = 2.85V, A = Adjustable). **ZZZ** is package quantity.

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

PIN CONFIGURATIONS

NOTE: (1) For REG103A-A: voltage setting resistor pin.
All other models: noise reduction capacitor pin.

TEXAS INSTRUMENTS

REG103
SBVS010D

ELECTRICAL CHARACTERISTICS

Boldface limits apply over the specified temperature range, $T_J = -40°C$ to $+85°C$.

At $T_J = +25°C$, $V_{IN} = V_{OUT} + 1V$ ($V_{OUT} = 3.0V$ for REG103-A), $V_{ENABLE} = 2V$, $I_{OUT} = 10mA$, $C_{NR} = 0.01\mu F$, and $C_{OUT} = 0.1\mu F^{(1)}$, unless otherwise noted.

PARAMETER		CONDITION	REG103GA, UA, FA			UNITS
			MIN	TYP	MAX	
OUTPUT VOLTAGE						
Output Voltage Range	V_{OUT}					
REG103-2.5				2.5		V
REG103-2.7				2.7		V
REG103-3.0				3.0		V
REG103-3.3				3.3		V
REG103-5				5		V
REG103-A			V_{REF}		5.5	V
Reference Voltage	V_{REF}			1.295		V
Adjust Pin Current	I_{ADJ}			0.2	1	μA
Accuracy				±0.5	±2	%
$T_J = -40°C$ to $+85°C$					**±2.8**	%
vs Temperature	dV_{OUT}/dT	**$T_J = -40°C$ to $+85°C$**		**70**		ppm/°C
vs Line and Load		$I_{OUT} = 10mA$ to 500mA, $V_{IN} = (V_{OUT} + 0.7V)$ to 15V		±0.5	±2.5	%
$T_J = -40°C$ to $+85°C$		**$V_{IN} = (V_{OUT} + 0.9V)$ to 15V**			**±3.5**	**%**
DC DROPOUT VOLTAGE$^{(2, 3)}$	V_{DROP}	$I_{OUT} = 10mA$		3	25	mV
For all models except 5V		$I_{OUT} = 500mA$		115	200	mV
For 5V model		$I_{OUT} = 500mA$		160	250	mV
For all models except 5V		**$I_{OUT} = 500mA$**			**230**	mV
$T_J = -40°C$ to $+85°C$						
For 5V models		**$I_{OUT} = 500mA$**			**280**	mV
$T_J = -40°C$ to $+85°C$						
VOLTAGE NOISE						
f = 10Hz to 100kHz	V_n					
Without C_{NR} (all models)		$C_{NR} = 0$, $C_{OUT} = 0$		30μVrms/V • V_{OUT}		μVrms
With C_{NR} (all fixed voltage models)		$C_{NR} = 0.01\mu F$, $C_{OUT} = 10\mu F$		10μVrms/V • V_{OUT}		μVrms
OUTPUT CURRENT						
Current Limit$^{(4)}$	I_{CL}		550	700	950	mA
$T_J = -40°C$ to $+85°C$			**500**		**1000**	mA
RIPPLE REJECTION						
f = 120Hz				65		dB
ENABLE CONTROL						
V_{ENABLE} HIGH (output enabled)	V_{ENABLE}		2		V_{IN}	V
V_{ENABLE} LOW (output disabled)			−0.2		0.5	V
I_{ENABLE} HIGH (output enabled)	I_{ENABLE}	$V_{ENABLE} = 2V$ to V_{IN}, $V_{IN} = 2.1V$ to 6.5V$^{(5)}$		1	100	nA
I_{ENABLE} LOW (output disabled)		$V_{ENABLE} = 0V$ to 0.5V		2	100	nA
Output Disable Time				50		μs
Output Enable Soft Start Time				1.5		ms
ERROR FLAG$^{(6)}$						
Current, Logic HIGH (open drain)—Normal Operation		$V_{IN} = V_{ERROR} = V_{OUT} + 1V$		0.1	10	μA
Voltage, Logic LOW—On Error		Sinking 500μA		0.2	0.4	V
THERMAL SHUTDOWN						
Junction Temperature						
Shutdown				150		°C
Reset from Shutdown				130		°C
GROUND PIN CURRENT						
Ground Pin Current	I_{GND}	$I_{OUT} = 10mA$		0.5	0.7	mA
		$I_{OUT} = 500mA$		1	1.3	mA
ENABLE Pin LOW		$V_{ENABLE} \leq 0.5V$		0.5		μA
INPUT VOLTAGE	V_{IN}					
Operating Input Voltage Range$^{(7)}$			2.1		15	V
Specified Input Voltage Range		$V_{IN} > 2.7V$	$V_{OUT} + 0.7$		15	V
$T_J = -40°C$ to $+85°C$		**$V_{IN} > 2.9V$**	**$V_{OUT} + 0.9$**		**15**	V
TEMPERATURE RANGE						
Specified Range	T_J		−40		+85	°C
Operating Range			−55		+125	°C
Storage Range			−65		+150	°C
Thermal Resistance						
DDPAK-5 Surface-Mount	θ_{JC}	Junction-to-Case		4		°C/W
SO-8 Surface-Mount	θ_{JA}	Junction-to-Ambient		150		°C/W
SOT223-5 Surface-Mount	θ_{JC}	Junction-to-Case		15		°C/W

NOTES: (1) The REG103 does not require a minimum output capacitor for stability. However, transient response can be improved with proper capacitor selection.

(2) Dropout voltage is defined as the input voltage minus the output voltage that produces a 2% change in the output voltage from the value at $V_{IN} = V_{OUT} + 1V$ at fixed load.

(3) Not applicable for V_{OUT} less than 2.7V.

(4) Current limit is the output current that produces a 10% change in output voltage from $V_{IN} = V_{OUT} + 1V$ and $I_{OUT} = 10mA$.

(5) For $V_{IN} > 6.5V$, see typical characteristic V_{ENABLE} vs I_{ENABLE}.

(6) Logic low indicates out-of-regulation condition by approximately 10%, or thermal shutdown.

(7) The REG103 no longer regulates when $V_{IN} < V_{OUT} + V_{DROP (MAX)}$. In drop-out or when the input voltage is between 2.7V and 2.1V, the impedance from V_{IN} to V_{OUT} is typically less than 1Ω at $T_J = +25°C$. See typical characteristic.

REG103

SBVS010D

TEXAS INSTRUMENTS

3

TYPICAL CHARACTERISTICS

For all models, at T_J = +25°C and V_{ENABLE} = 2V, unless otherwise noted.

OUTPUT VOLTAGE CHANGE vs I_{OUT}
(V_{IN} = V_{OUT} + 1V, Output Voltage % Change Referred to I_{OUT} = 10mA at +25°C)

DC DROPOUT VOLTAGE vs OUTPUT CURRENT

OUTPUT VOLTAGE CHANGE vs V_{IN}
(Output Voltage % Change Referred to V_{IN} = V_{OUT} + 1V at I_{OUT} = 10mA)

OUTPUT VOLTAGE vs TEMPERATURE
(Output Voltage % Change Referred to I_{OUT} = 10mA at +25°C)

DC DROPOUT VOLTAGE vs TEMPERATURE

LINE REGULATION vs TEMPERATURE
(V_{IN} = V_{OUT} + 1V to V_{IN} = 15V)

TEXAS
INSTRUMENTS

REG103

SBVS010D

TYPICAL CHARACTERISTICS (Cont.)

For all models, at $T_J = +25°C$ and $V_{ENABLE} = 2V$, unless otherwise noted.

LOAD TRANSIENT RESPONSE

REG103-3.3
$V_{IN} = 4.3V$
$C_{OUT} = 0$
V_{OUT}
$C_{OUT} = 10μF$
V_{OUT}
I_{OUT}
200mV/div
200mV/div
500mA
10mA
10μs/div

LINE TRANSIENT RESPONSE

REG103-3.3
Load = 100mA
$C_{OUT} = 0$
V_{OUT}
$C_{OUT} = 10μF$
V_{OUT}
V_{IN}
50mV/div
50mV/div
6V
5V
50μs/div

LOAD TRANSIENT RESPONSE

REG103-Adj.
$V_{OUT} = 3.3V, V_{IN} = 4.3V, C_{FB} = 0.01μF$
$C_{OUT} = 0$
V_{OUT}
$C_{OUT} = 10μF$
V_{OUT}
I_{OUT}
200mV/div
200mV/div
500mA
10mA
10μs/div

LINE TRANSIENT RESPONSE

REG103-Adj.
$V_{OUT} = 3.3V, C_{FB} = 0.01μF, I_{OUT} = 100mA$
$C_{OUT} = 0$
V_{OUT}
$C_{OUT} = 10μF$
V_{OUT}
V_{IN}
50mV/div
50mV/div
6V
5V
50μs/div

LOAD REGULATION vs TEMPERATURE
$(V_{IN} = V_{OUT} + 1V$ and $10mA < I_{OUT} < 500mA)$

Output Voltage Change (%)

Temperature (°C)

OUTPUT NOISE DENSITY

Noise Density $(μV/\sqrt{Hz})$

$C_{NR} = 0$
$C_{OUT} = 0$

$C_{NR} = 0.01μF$
$C_{OUT} = 10μF$

Frequency (Hz)

REG103

SBVS010D

TEXAS INSTRUMENTS

5

TYPICAL CHARACTERISTICS (Cont.)

For all models, at T_J = +25°C and V_{ENABLE} = 2V, unless otherwise noted.

GROUND PIN CURRENT vs TEMPERATURE

GROUND PIN CURRENT, NOT ENABLED vs TEMPERATURE

GROUND PIN CURRENT vs I_{OUT}

I_{ADJUST} vs TEMPERATURE

CURRENT LIMIT vs TEMPERATURE

RIPPLE REJECTION vs FREQUENCY

TEXAS
INSTRUMENTS

REG103
SBVS010D

TYPICAL CHARACTERISTICS (Cont.)

For all models, at T_J = +25°C and V_{ENABLE} = 2V, unless otherwise noted.

RIPPLE REJECTION vs I_{OUT}

V_{RIPPLE} = 3Vp-p, f = 120Hz

Ripple Rejection (dB) vs Load Current (mA)

SOFT START

No Load

R_{LOAD} = 6.8Ω

V_{OUT}

V_{ENABLE}

1V/div, 2V, 0, 250µs/div

OUTPUT DISABLE TIME

No Load

R_{LOAD} = 330

R_{LOAD} = 6.8Ω

V_{OUT}

V_{ENABLE}

1V/div, 2V, 0, 10µs/div

OUTPUT VOLTAGE DRIFT HISTOGRAM

Percent of Units (%) vs V_{OUT} Drift (ppm/°C)

OUTPUT VOLTAGE ACCURACY HISTOGRAM

Percent of Units (%) vs Error (%)

Texas
Instruments

BASIC OPERATION

The REG103 series is a family of LDO (Low Drop-Out) linear regulators. The family includes five fixed output versions (2.5V to 5.0V) and an adjustable output version. An internal DMOS power device provides low dropout regulation with near constant ground pin current (largely independent of load and drop-out conditions) and very fast line and load transient response. All versions include internal current limit and thermal shutdown circuitry.

Figure 1 shows the basic circuit connections for the fixed voltage models. Figure 2 gives the connections for the adjustable output version (REG103A) and example resistor values for some commonly used output voltages. Values for other voltages can be calculated from the equation shown in Figure 2. The SO-8 package provides two pins each for V_{IN} and V_{OUT}. Both sets of pins **MUST** be used and connected adjacent to the device.

FIGURE 1. Fixed Voltage Nominal Circuit for REG103.

None of the versions require an output capacitor for regulator stability. The REG103 will accept any output capacitor type less than 1µF. For capacitance values larger than 1µF, the effective ESR should be greater than 0.1Ω. This minimum ESR value includes parasitics such as printed circuit board traces, solder joints, and sockets. A minimum 0.1µF low ESR capacitor connected to the input supply voltage is recommended.

INTERNAL CURRENT LIMIT

The REG103 internal current limit has a typical value of 700mA. A fold-back feature limits the short-circuit current to a typical short-circuit value of 40mA. This circuit will protect the regulator from damage under all load conditions. A typical characteristic of V_{OUT} versus I_{OUT} is given in Figure 3a.

Care should be taken in high current applications to avoid ground currents flowing in the circuit board traces causing voltage drops between points on the circuit. If voltage drops occur on the circuit board ground that causes the load ground voltage to be much lower than the ground voltage seen by the ground pin on the REG103, the foldback current may approach zero and the REG103 may not start up. In these types of applications, a large value resistor can be placed between V_{IN} and V_{OUT} to help "boost" up the output of the REG103 during start-up, see Figure 3b. The value for the "boost" resistor should be chosen so that the current through the "boost" resistor is less than the minimum load current: $R_{BOOST} > (V_{IN} - V_{OUT})/I_{LOAD}$. Typically, a good value for a "boost" resistor is 5kΩ.

$$V_{OUT} = (1 + R_1/R_2) \cdot 1.295V$$

To reduce current through divider, increase resistor values (see table at right).

As the impedance of the resistor divider increases, I_{ADJ} (~200nA) may introduce an error.

C_{FB} improves noise and transient response.

EXAMPLE RESISTOR VALUES

V_{OUT} (V)	R_1 (Ω)[1]	R_2 (Ω)[1]
1.295	Short	Open
2.5	12.1k	13k
	1.21k	1.3k
3	16.9k	13k
	1.69k	1.3k
3.3	20k	13k
	2.0k	1.3k
5	37.4k	13k
	3.74k	1.3k

NOTE: (1) Resistors are standard 1% values.

FIGURE 2. Adjustable Voltage Circuit for REG103A.

TEXAS
INSTRUMENTS

REG103
SBVS010D

(a) Foldback Current Limit of the REG103-3.3 at 25°C.

(b) Foldback Current Boost Circuit.

FIGURE 3. Foldback Current Limit and Boost Circuit.

ENABLE

The ENABLE pin allows the regulator to be turned on and off. This pin is active HIGH and compatible with standard TTL-CMOS levels. Inputs below 0.5V (max) turn the regulator off and all circuitry is disabled. Under this condition, ground pin current drops to approximately 0.5μA. When not used, the ENABLE pin may be connected to V_{IN}.

Internal to the part, the ENABLE pin is connected to an input resistor-zener diode circuit, as shown in Figure 4, creating a nonlinear input impedance. The ENABLE Pin Current versus Applied Voltage relationship is shown in Figure 5. When the ENABLE pin is connected to a voltage greater than 10V, a series resistor may be used to limit the current.

FIGURE 4. ENABLE Pin Equivalent Input Circuit.

FIGURE 5. ENABLE Pin Current versus Applied Voltage.

$\overline{\text{ERROR}}$ FLAG

The error indication pin, only available on the SO-8 package version, provides a fault indication out-of-regulation condition. During a fault condition, $\overline{\text{ERROR}}$ is pulled LOW by an open drain output device. The pin voltage, in the fault state, is typically less than 0.2V at 500μA.

A fault condition is indicated when the output voltage differs (either above or below) from the specified value by approximately 10%. Figure 6 shows a typical fault-monitoring application.

FIGURE 6. $\overline{\text{ERROR}}$ Pin Typical Fault-Monitoring Circuit.

OUTPUT NOISE

A precision band-gap reference is used for the internal reference voltage, V_{REF}, for the REG103. This reference is the dominant noise source within the REG103. It generates approximately 45μVrms in the 10Hz to 100kHz bandwidth at the reference output. The regulator control loop gains up the reference noise, so that the noise voltage of the regulator is approximately given by:

$$V_N = 45\mu Vrms \frac{R_1 + R_2}{R2} = 45\mu Vrms \bullet \frac{V_{OUT}}{V_{REF}}$$

TEXAS INSTRUMENTS

Since the value of V_{REF} is 1.295V, this relationship reduces to:

$$V_N = 35 \frac{\mu Vrms}{V} \bullet V_{OUT}$$

Connecting a capacitor, C_{NR}, from the Noise-Reduction (NR) pin to ground, can reduce the output noise voltage. Adding C_{NR}, as shown in Figure 7, forms a low-pass filter for the voltage reference. For $C_{NR} = 10nF$, the total noise in the 10Hz to 100kHz bandwidth is reduced by approximately a factor of 3.5, as shown in Figure 8.

FIGURE 8. Output Noise versus Noise-Reduction Capacitor.

The REG103 adjustable version does not have the noise-reduction pin available, however, the adjust pin is the summing junction of the error amplifier. A capacitor, C_{FB}, connected from the output to the adjust pin will reduce both the output noise and the peak error from a load transient. Figure 9 shows improved output noise performance for two capacitor combinations.

FIGURE 9. Output Noise Density on Adjustable Versions.

The REG103 utilizes an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the DMOS pass element above V_{IN}. The charge-pump switching noise (nominal switching frequency = 2MHz) is not measurable at the output of the regulator.

DROP-OUT VOLTAGE

The REG103 uses an N-channel DMOS as the "pass" element. When the input voltage is within a few hundred millivolts of the output voltage, the DMOS device behaves like a resistor. Therefore, for low values of V_{IN} to V_{OUT}, the regulator's input-to-output resistance is the Rds_{ON} of the DMOS pass element (typically 230mΩ). For static (DC) loads, the REG103 will typically maintain regulation down to V_{IN} to V_{OUT} voltage drop of 115mV at full-rated output current. In Figure 10, the bottom line (DC dropout) shows the minimum V_{IN} to V_{OUT} voltage drop required to prevent drop-out under DC load conditions.

FIGURE 7. Block Diagram.

TEXAS INSTRUMENTS

For large step changes in load current, the REG103 requires a larger voltage drop across it to avoid degraded transient response. The boundary of this "transient drop-out" region is shown as the top line in Figure 10. Values of V_{IN} to V_{OUT} voltage drop above this line insure normal transient response.

FIGURE 10. Transient and DC Dropout.

In the transient dropout region between "DC" and "Transient", transient response recovery time increases. The time required to recover from a load transient is a function of both the magnitude and rate of the step change in load current and the available "headroom" V_{IN} to V_{OUT} voltage drop. Under worst-case conditions (full-scale load change with V_{IN} to V_{OUT} voltage drop close to DC dropout levels), the REG103 can take several hundred microseconds to re-enter the specified window of regulation.

TRANSIENT RESPONSE

The REG103 response to transient line and load conditions improves at lower output voltages. The addition of a capacitor (nominal value 10nF) from the output pin to ground may improve the transient response. In the adjustable version, the addition of a capacitor, C_{FB} (nominal value 10nF), from the output to the adjust pin will also improve the transient response.

THERMAL PROTECTION

Power dissipated within the REG103 will cause the junction temperature to rise. The REG103 has thermal shutdown circuitry that protects the regulator from damage. The thermal protection circuitry disables the output when the junction temperature reaches approximately 150°C, allowing the device to cool. When the junction temperature cools to approximately 130°C, the output circuitry is again enabled. Depending on various conditions, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, but may have an undesirable effect on the load.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 125°C, maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered. Use worst-case loads and signal conditions. For good reliability, thermal protection should trigger more than 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the REG103 has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the REG103 into thermal shutdown will degrade reliability.

POWER DISSIPATION

The REG103 is available in three different package configurations. The ability to remove heat from the die is different for each package type and, therefore, presents different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. While it is difficult to impossible to quantify all of the variables in a thermal design of this type, performance data for several configurations are shown in Figure 11. In all cases, the PCB copper area is bare copper, free of solder-resist mask, and not solder plated. All examples are for 1-ounce copper. Using heavier copper will increase the effectiveness in moving the heat from the device. In those examples where there is copper on both sides of the PCB, no connection has been provided between the two sides. The addition of plated through holes will improve the heat sink effectiveness.

CONDITION	PACKAGE	PCB AREA	θ_{JA}
1	DDPAK	4in² Top Side Only	27°C/W
2	SOT-223	4in² Top Side Only	53°C/W
3	DDPAK	None	65°C/W
4	SOT-223	0.5in² Top Side Only	110°C/W
5	SO-8	None	150°C/W

FIGURE 11. Maximum Power Dissipation versus Ambient Temperature for the Various Packages and PCB Heat Sink Configurations.

REG103
SBVS010D

TEXAS INSTRUMENTS

11

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the average output current times the voltage across the output element, V_{IN} to V_{OUT} voltage drop.

$$P_D = (V_{IN} - V_{OUT}) \bullet I_{OUT(AVG)}$$

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

REGULATOR MOUNTING

The tab of both packages is electrically connected to ground. For best thermal performance, the tab of the DDPAK surface-mount version should be soldered directly to a circuit-board copper area. Increasing the copper area improves heat dissipation. Figure 12 shows typical thermal resistance from junction to ambient as a function of the copper area for the DDPAK.

Although the tabs of the DDPAK and the SOT-223 are electrically grounded, they are not intended to carry any current. The copper pad that acts as a heat sink should be isolated from the rest of the circuit to prevent current flow through the device from the tab to the ground pin. Solder pad footprint recommendations for the various REG103 devices are presented in the Application Bulletin "Solder Pad Recommendations for Surface-Mount Devices" (SBFA015), available from the Texas Instruments web site (www.ti.com).

FIGURE 12. Thermal Resistance versus PCB Area for the Five-Lead DDPAK.

FIGURE 13. Thermal Resistance versus PCB Area for the Five-Lead SOT-223.

TEXAS
INSTRUMENTS

PACKAGING INFORMATION

| Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
REG103FA-2.5	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 85		
REG103FA-2.5/500	NRND	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-2.5	
REG103FA-2.5/500G3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-2.5	Samples
REG103FA-2.5KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-2.5	Samples
REG103FA-2.5KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-2.5	Samples
REG103FA-2.7	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI			
REG103FA-3.3	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 85		
REG103FA-3.3/500	NRND	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-3.3	
REG103FA-3.3KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-3.3	Samples
REG103FA-3.3KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-3.3	Samples
REG103FA-5	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 85		
REG103FA-5/500	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 85	REG 103FA-5	
REG103FA-5/500G3	ACTIVE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 85		Samples
REG103FA-5KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-5	Samples
REG103FA-5KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-5	Samples
REG103FA-A	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 85		
REG103FA-A/500	NRND	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-A	

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
REG103FA-A/500E3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-A	Samples
REG103FA-AKTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-A	Samples
REG103FA-AKTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 103FA-A	Samples
REG103GA-2.5	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103G25	Samples
REG103GA-2.5/2K5	ACTIVE	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 85	R103G25	Samples
REG103GA-2.5G4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103G25	Samples
REG103GA-3	NRND	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103G30	
REG103GA-3.3	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103G33	Samples
REG103GA-3.3/2K5	NRND	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103G33	
REG103GA-3.3/2K5G4	NRND	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103G33	
REG103GA-3.3G4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103G33	Samples
REG103GA-5	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103G50	Samples
REG103GA-5/2K5	NRND	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	R103G50	
REG103GA-5/2K5G4	NRND	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	R103G50	
REG103GA-5G4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103G50	Samples
REG103GA-A	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103GA	Samples
REG103GA-A/2K5	NRND	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103GA	
REG103GA-A/2K5G4	NRND	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103GA	

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
REG103GA-AG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R103GA	Samples
REG103UA-2.5	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103U25	Samples
REG103UA-2.5/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103U25	Samples
REG103UA-2.5G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103U25	Samples
REG103UA-3	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103U30	
REG103UA-3.3	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103UA4	Samples
REG103UA-3.3/2K5	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103UA4	
REG103UA-3.3/2K5G4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103UA4	
REG103UA-3.3G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103UA4	Samples
REG103UA-5	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103U50	Samples
REG103UA-5/2K5	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103U50	
REG103UA-5G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103U50	Samples
REG103UA-A	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103U-A	Samples
REG103UA-A/2K5	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103U-A	
REG103UA-A/2K5G4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103U-A	
REG103UA-AG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 103U-A	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REG103FA-2.5/500	DDPAK/TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG103FA-2.5KTTT	DDPAK/TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG103FA-3.3/500	DDPAK/TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG103FA-3.3KTTT	DDPAK/TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG103FA-5KTTT	DDPAK/TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG103FA-A/500	DDPAK/TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG103FA-A/500E3	DDPAK/TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG103FA-AKTTT	DDPAK/TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG103GA-3.3/2K5	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
REG103GA-5/2K5	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
REG103GA-A/2K5	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
REG103UA-2.5/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REG103UA-3.3/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REG103UA-5/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REG103UA-A/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REG103FA-2.5/500	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
REG103FA-2.5KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
REG103FA-3.3/500	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
REG103FA-3.3KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
REG103FA-5KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
REG103FA-A/500	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
REG103FA-A/500E3	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
REG103FA-AKTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
REG103GA-3.3/2K5	SOT-223	DCQ	6	2500	358.0	335.0	35.0
REG103GA-5/2K5	SOT-223	DCQ	6	2500	367.0	367.0	35.0
REG103GA-A/2K5	SOT-223	DCQ	6	2500	358.0	335.0	35.0
REG103UA-2.5/2K5	SOIC	D	8	2500	367.0	367.0	35.0
REG103UA-3.3/2K5	SOIC	D	8	2500	367.0	367.0	35.0
REG103UA-5/2K5	SOIC	D	8	2500	367.0	367.0	35.0

PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REG103UA-A/2K5	SOIC	D	8	2500	367.0	367.0	35.0

DCQ (R−PDSO−G6) PLASTIC SMALL−OUTLINE

0.258 (6,55)
0.254 (6,45)

0.120 (3,05)
0.116 (2,95)

⊕ 0.004(0,10)Ⓜ C B

6

0.140 (3,55)
0.136 (3,45)

0.286 (7,26)
0.270 (6,86)

⊕ 0.004(0,10)Ⓜ C A

4X
0.050(1,27)

1 2 3 4 5

5X 0.020 (0,51)
0.016 (0,41)

0.200(5,08)

⊕ 0.004(0,10)Ⓜ C B

Gage
Plane

H

0.003(0,08) C

0.004 (0,10)
0.001 (0,02)

0.010(0,25)

Seating
Plane

0.045 (1,14)
0.036 (0,91)

NOTE: DIMENSIONS TYPICAL FOR ALL LEADS.

0.071 (1,80)
MAX

0.036 (0,91)
0.034 (0,87)

0.065 (1,65)
0.061 (1,55)

0.013 (0,32)
0.009 (0,24)

0°−8°

4202109/D 06/09

NOTES: A. All linear dimensions are in inches (millimeters).
        B. This drawing is subject to change without notice.
        C. Controlling dimension in inches.
        D. Body length and width dimensions are determined at
            the outermost extremes of the plastic body exclusive
            of mold flash, tie bar burrs, gate burrs, and interlead
            flash, but including any mismatch between the top and
            the bottom of the plastic body.
        E. Lead width dimension does not include dambar
            protrusion.

        F. Lead width and thickness dimensions apply to solder
            plated leads.
        G. Interlead flash allow 0.008 inch max.
        H. Gate burr/protrusion max. 0.006 inch.

        I. Datums A and B are to be determined at Datum H.

TEXAS
INSTRUMENTS
www.ti.com

DCQ (R−PDSO−G6)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

3,5

2,2

6,2

4x1,27

Example Stencil Openings
(Note D)

3,45

2,15

6,2

5x2,15

4x1,27

5x0,55

Non Soldermask Defined Pad

Solder Mask Opening
(Note E)

0,60

2,2

0,07
All Around

Pad Geometry
(Note C)

Example High power Dissipation Layout
Number of Location of vias may vary
depending on board layout constraints
(Note F)

5,3

1,5

1,6

3,5

2,2

4,0

Solder mask defined
pad

10xØ0,5

Copper under solder mask

4211826/A   05/11

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−SM−782 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
         F. Please refer to the product data sheet for specific via and thermal dissipation requirements.

KTT (R−PSFM−G5)   PLASTIC FLANGE−MOUNT PACKAGE

Exposed Thermal Tab

Gauge Plane

0−8°

Gauge Plane

0−8°

OPTIONAL LEAD FORM

4200577−4/G 01/13

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
         D. Falls within JEDEC TO−263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.

KTT (R−PSFM−G5)   PLASTIC FLANGE−MOUNT PACKAGE

Example Board Layout
(Note C)

10,7

Copper Area
(Note F)

8,6

10,6

4,6

1,0

3,4

4x1,7

Example Stencil Design
(Note D)

10,6

8,5

10,6

4,65

0,90

3,3

4x1,7

Non Solder Mask Defined Pad

1,0

3,4

Example
Solder Mask Opening
(Note E)

0,07
All Around

Pad Geometry
(Note C)

4208208−3/C 08/12

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−SM−782 is recommended for alternate designs.
        D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.
            Customers should contact their board assembly site for stencil design recommendations. Refer to IPC−7525.
        E. Customers should contact their board fabrication site for solder mask tolerances between and around
            signal pads.
        F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet
            for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad
            sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable
            pad geometry while increasing copper area.

**TEXAS
INSTRUMENTS**
www.ti.com

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

0.197 (5,00)
0.189 (4,80)
C

8   5

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)
D

Pin 1
Index Area

1   4

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

Gauge Plane

0.004 (0,10)

Seating Plane

0.010 (0,25)

0°–8°

0.050 (1,27)
0.016 (0,40)

4040047-3/M   06/11

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
             not exceed 0.006 (0,15) each side.
         D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E. Reference JEDEC MS−012 variation AA.

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

6x1,27

5,40

Stencil Openings
(Note D)

8x0,55

8x1,50

6x1,27

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

0,07

All Around

Example
Solder Mask Opening
(See Note E)

4211283−2/E 08/12

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		