Forgament No: 07

Name: Implementation of Asynchonous and Synchonous Counters using aip flop

GROUP number 03

Student Name: Sheikh Muhtasim Nasif

JD: 20-42119-1

Course Tille: Digital logic and cincuit lab


section: M

Date of experiment 21.04.22 Date of Submission: 27.07.22 Obsective of the experiment: To underestand the basic action of the J-k flip flop and their truth table.

List of the components:

IC 7474 (D- flip flop) IC 7476 (B K flip flop)

Symboles. block diagram and figures:



Fie. Jr OIP NOP




Fig. D flip Flop


Data table and calculation:

FOR J. K flip flop:


PR	CLR	CLk	D	9	0
(0	×	×	1	0
0	1	×	×	0	1
(- (×	×	×	×
0	0	1	1	1	0
0	0	1	0	0	1
0	0	0	×	Ø ₀	Q.

~	hi*	GM	n and	not	s co	unten:		1
	mani			ext		J2 K2	DI KI	Jo Ke
Q2	er.	Go	92		00			o x
0	0	0	1	1	0	1 ×	1 ×	× 1
0	0	1	1	0	0	1 ×	o×	V X
0	1	0	0	1	1	o ×	XO	
0	1	1	0	0	0	ox	XI	x I
1	0	0	1	0	1	x o	0 ×	IX
1	0	1	0	1	0	x ·	1x	XI
1	1	0	1	1	t	× o	× 0	1×
	100,000	-	1007/					
3	t bi+	68	o	o o no	ا دن	x I ounten:	X I	×
		64	ynen		w C	ounten:	Visite V	4
		-	ynen		w C	ounten:	Øß	QA
		64	ynen e		w C	ounten:	Ø _B	0 O
		Stat	ynen e		w C	ounten:	8 _B	0 1
		Stat	ynen e		w C	ounten:	Ø _B	0 O
		Stat O	ynen e		w C	ounten:	0 0 1	0 I
		Stat	ynen e		w C	ounten:	8B 0 0 1	9A 0 1
		Stat 0	gnen e ?		w C	ounten:	0 0 1	0 1 0 1
		Stat 0	ynen e ? 3		w C	ounten:	8B 0 0 1	QA 0 1 0 1

3 bit asynchronous counter:



3 bit synchronous counter:



Discussion: Counters are the distract device which are used to count counters are mainly 2 types. Asympnonius counters and Symphonous Counters.

Am 3 bit Asymenonous counter contains of 3 T Flip flop and T inputs of all flip flops which are competed to the 1. 3fa flip flop doesn't necive the same clock -signal then the counter is caued Asynchonous counter. If an the slip slop necive the same clock signal , then that counter is caused synchronous counter. In the asynchronous counter, clock signal is dinadly applied to the first of flip flop. The Arist output T flip flop toggles eveny negative edge Of clark signal. Meanwhile Synchonous counter. togges every regative edge of the clock signal.

By connecting Ic pins with connect orden, we can get an out Aut of the

desine counter output

Conclusion: An the touth tobles of both Counters, we can see that the counters are behaving same as theoritical. Though there were some pulse bit issues inside the counter, but although all the outputs are as desired. So, we can say our experiment is a success.

Remanks:

1. Asynchonous counters sometimes give wrong output due to counters maximum use

2. Some Ic pins were damaged. So, we have to use pin of different Ponts

Reference .

Digital Fundamentally Tomos L Floyed.