



Tutorial – Sequential Code on your FPGA

Using Process (in VHDL) or Always Block (in Verilog) with Clocks

If you are unfamiliar with the basics of a Process or Always Block, go back and read this page about [how to use a Process/Always Block to write Combinational Code](#). Writing sequential code is different. For sequential logic, a Process/Always Block can have *at most two* signals in its sensitivity list. If the Process/Always Blocks uses an asynchronous reset, it will have two signals in the sensitivity list. If the FPGA designer uses a synchronous reset or no reset at all, it will only have one signal in the sensitivity list. For now we will look at the example that uses no reset at all:

```
1  -- VHDL Example of Sequential Logic:
2  process (i_clock)
3  begin
4      if rising_edge(i_clock) then
5          and_gate <= input_1 and input_2;
6      end if;
7  end process;

1  // Verilog Example of Sequential Logic:
2  always @ (posedge i_clock)
3  begin
4      and_gate <= input_1 & input_2;
5  end
```

At first glance, this code would appear to do the exact same thing as the combinational example that we saw previously. That's mostly true, except for the fact that we have instantiated sequential logic here, rather than just combinational logic. By using the: `if rising_edge(i_clock)` statement (in VHDL) or `@ (posedge i_clock)`, we are telling to tools to create a [register \(Flip-Flop\)](#). This will in fact behave slightly differently than the combinational example; the value of `and_gate` will only be updated on the clock edges! In this case we used the keyword `rising_edge` for the VHDL example or the equivalent `posedge` for the Verilog Example which means when the clock goes from a 0 to a 1. This is almost always the edge that you will be using to trigger your flip-flop logic.

Sequential logic is what the majority of your FPGA design will be constructed with. Registers are the work-horses of FPGAs and ASICs, as they are able to retain a signal's value for a clock cycle. Sequential logic is necessary to create state-machine logic, memory interfaces, bus controllers, and just about every piece of your design will have at least some sequential logic. And all of that sequential logic lives in Processes or Always Blocks.

FPGA-101

| | |
|--------------------------|---|
| FPGA Fundamentals | ▼ |
| How To Get A Job In FPGA | ▼ |
| FPGA Advanced Concepts | ▼ |
| FPGA Modules | ▼ |
| Miscellaneous Articles | ▼ |

Let's look at another example. How many clock cycles will it take for the value 1 to propagate (pass) from the signal test1 to the signal test4?


```

1  -- VHDL Example:
2  signal test1 : std_logic := '1';
3  signal test2 : std_logic := '0';
4  signal test3 : std_logic := '0';
5  signal test4 : std_logic := '0';
6
7  process (i_clock)
8  begin
9      if rising_edge(i_clock) then
10         test2 <= test1;
11         test3 <= test2;
12         test4 <= test3;
13     end if;
14 end process;

1  // Verilog Example:
2  reg test1 = 1'b1;
3  reg test2 = 1'b0;
4  reg test3 = 1'b0;
5  reg test4 = 1'b0;
6
7  always @ (posedge i_clock)
8  begin
9      test2 <= test1;
10     test3 <= test2;
11     test4 <= test3;
12 end

```

Essentially we are trying to design a flip-flop chain. Such a chain would be drawn out like this:



On the first clock cycle, ALL of the lines get executed at the same time. So you need to fill in the value of test1, test2, and test3 at the beginning of the clock cycle, in order to find out what they will look like for the next clock cycle. The first clock cycle looks like this:

```

1  test2 <= '1'; -- test1
2  test3 <= '0'; -- test2
3  test4 <= '0'; -- test3

```

So after the first clock cycle, test2 = 1, test3 = 0, test4 = 0. Let's look at the next clock cycle:

```

1  test2 <= '1'; -- test1
2  test3 <= '1'; -- test2
3  test4 <= '0'; -- test3

```

At the beginning of this clock cycle, test2 was equal to '1', and by the end of the clock cycle this value has propagated to test3. So after the second clock cycle, test2 = 1, test3 = 1, test4 = 0. Let's look at one more clock cycle:

```

1  test2 <= '1'; -- test1
2  test3 <= '1'; -- test2
3  test4 <= '1'; -- test3

```

So now at the end of the third clock cycle (beginning of the 4th cycle), test4 will be equal to 1. Therefore it took three full clock cycles for the value of 1 which was initialized in test1 to propagate all the way to test4. See the simulation results below for a verification of this.

Propagation Delay Simulation Screenshot

Congratulations, you have created sequential logic!

Do you understand clearly why test4 is equal to 1 at the *beginning of clock cycle 4* in the screenshot above? I'll state it here again: *test4 transitions to 1* on clock cycle 3, but due to **propagation delay** it does not *become 1* until somewhere between clock cycle 3 and clock cycle 4. Therefore, we must wait until clock cycle 4 to be sure that test4 is equal to 1. **Make sure this is clear to you!** This is a very important concept in digital design that is completely foreign to software engineers. Reread this example again until this is perfectly understood.

Now at this point you are probably thinking that you understand the basics and you're ready to code. However, it is critical for you to understand why VHDL and Verilog are different than a normal software programming language. VHDL and Verilog are hardware programming languages! There are *three very common* mistakes that new FPGA designers make. If you read questions on Stack Overflow you will see these three mistakes over and over and over again by new FPGA designers. If you read this article which explains **Hardware Development to Software Engineers** and fully understand it, you will be so much happier.

Next up is your first FPGA program: An LED Blinker

4 Comments



David December 31, 2022 at 12:26 pm - Reply

> This is a very important concept in digital design that is completely foreign to software engineers.

Things executing at the same time is a process I can wrap my head around. What I don't understand is why code that executes like that is called "sequential".



chan July 17, 2024 at 5:29 pm - Reply

@David because you are using the high values of the clock to sync setting the value in the register. Even if they are happening all at the same time, the order is.

t1 is set to high when the clock is set to high.

t2 has to wait until the clock is high again and then it is set to high and so on.

It's like a waterfall basically, which mimics being in sequence.



MichaelBurns September 3, 2024 at 3:09 pm - Reply

I read through the webpages of FPGA tutorial material. Thanks, Russel! That was extremely helpful, and your videos are well-done.

I am confused by an apparent contradiction based on the following interpretations:

All lines of code being implemented simultaneously.

Line 5 assigning a value of '0' to test4.

Line 12 assigning a value of '1' to test4.

Why does Line 12 win? If we have understood HDL so far, the answer should *not* be that Line 5 initializes a variable and Line 12 updates that variable. While apparently a register is instantiated, it is instantiated by Line 12, not Line 5, and test4 is not itself a register (variable).

If I were a human synthesizer of this code, I might:

generally imagine signals as nodes (e.g. wires).

Line 5: connect "test4" to a '0' source (e.g. ground).

Line 12: connect "test4" to the output of a Dff.

However, then my synthesizer wisdom (inference) would realize a conflict between low-impedance sources, which is "bad".

Is Line 5 a so-called non-synthesizable code line, and if so, how does the synthesizer resolve that?



Taylor September 17, 2024 at 5:25 am - Reply

reg XXX = NNN means you are initializing the cell (A Flip Flop) with NNN value. It's not really permanently wiring the cell input to GND or VCC. Also, the input of those logic circuits are MOSFET gates which is basically a floating electrode, not really connected to its channel. So, it's not really harmful to connect them with low output impedance sources anyway. So, basically the register is more like variables in other programming languages.

Meanwhile, the sequential assignment (`<=`) under 'always @ (blah blah)' is that the assignment will be happening when the 'blah blah' happens. This portion of code is describing a 'behavior' of the elements defined above with 'reg' variables. And that 'behavior' is just like the chain of D-flip flops in the figure.

In fact, we can also define the same functionality with 'assign' and 'wire' which actually means the physical connection of the signals. All the digital circuits are made of logic gates. So, you can construct the flip flops without sequential statements. But that's not intuitive when working with complex logic circuits. Of course, if the 'behavioral' statement becomes too complex.. that alone results tediously fatty logic implementation as well.

Leave A Comment

Comment...

Name (required)

Email (required)



I'm not a robot

reCAPTCHA
[Privacy](#) - [Terms](#)

Post Comment

NANDLAND



[ORDER NOW »](#)