Home About Contact 📜 Cart



THE BOOK THE GO BOARD FPGA-101 LEARN VERILOG LEARN VHDL Q

# Tutorial: Your First FPGA Program: An LED Blinker

### Part 1: Design of VHDL or Verilog

This tutorial shows the construction of VHDL and Verilog code that blinks an LED at a specified frequency. Both VHDL and Verilog are shown, and you can choose which you want to learn first. Whenever design code is written the FPGA designer needs to ensure that it works the way that it was intended. Despite your best efforts, there will always be mistakes in your initial design. The best way to find these mistakes is in a simulation environment. This tutorial is broken up into 2 stages:

- 1. Design of HDL
- 2. Simulation of HDL

Both of these steps are crucial for successful FPGA development. Sometimes FPGA designers who are pressed for time will try to skip step two, the simulation of their code. However this is an extremely important step! Without proper simulation you will be forced to debug your code on hardware which can be a very difficult and time consuming endeavour.

#### **Project Requirements:**

Design HDL code that will blink an LED at a specified frequency of 100 Hz, 50 Hz, 10 Hz, or 1 Hz. For each of the blink frequencies, the LED will be set to 50% duty cycle (it will be on half the time). The LED frequency will be chosen via two switches which are inputs to the FPGA. There is an additional switch called LED\_EN that needs to be '1' to turn on the LED. The FPGA will be driven by a 25 MHz oscillator.

Let's first draw the truth table for the frequency selector:

Enable	Switch 1	Switch 2	LED Drive Frequency
0	-	-	(disabled)
1	0	0	100 Hz
1	0	1	50 Hz
1	1	0	10 Hz
1	1	1	1 Hz

For this to work correctly there will be 4 inputs and 1 output. The signals will be:

Signal Name	Direction	Description
-------------	-----------	-------------

# **Learn Verilog**

Verilog Tutorials ^
Introduction To Verilog for beginners with code examples
Always Blocks for beginners
Introduction to Modelsim for beginners
Your First Verilog Program: An LED Blinker
Recommended Coding Style for Verilog
Verilog Reserved Words (Keywords)

# Modules

Verilog & VHDL Modules ~


## Learn VHDL

VHDL Tutorials	~
VHDL Reserved Words (Keywords)	~

i_clock	Input	25 MHz Clock
i_enable	Input	The Enable Switch (Logic 0 = No LED Drive)
i_switch_1	Input	Switch 1 in the Truth Table above
i_switch_2	Input	Switch 2 in the Truth Table above
o_led_drive	Output	The signal that drives the LED

For the design there are four counter processes that run concurrently. This means that they are all running at the exact same time. Their job is to keep track of the number of clock pulses seen for each of the different frequencies. Even if the switches are not selecting that particular frequency, the counters are still running! This is the beauty of Hardware Design and concurrency. Everything runs all the time! It can be challenging to understand this initially, but it is the core concept that you need to master.

The switches only serve to select which output to use. They create what is known as a multiplexer. A multiplexer or mux for short is a selector that will select one of a number of inputs to propagate or pass to the output. It is a combinatorial piece of logic, meaning that it does not require a clock to operate. Below is a block diagram of the design. Spend some time thinking about how you might implement this design. Try writing the code yourself. The way that I chose to do can be found below.



Block Diagram - LED Blink Program

VHDL code for the design, tutorial\_led\_blink.vhd:

```
1
     library ieee;
     use ieee.std logic 1164.all;
 2
 3
     use ieee.numeric_std.all;
 4
 5
     entity tutorial led blink is
 6
       port (
 7
                      : in std_logic;
         i_clock
 8
         i_enable
                      : in std_logic;
 9
         i_switch_1 : in std_logic;
10
         i_switch_2
                     : in std_logic;
11
         o_led_drive : out std_logic
12
         );
13
     end tutorial_led_blink;
14
15
     architecture rtl of tutorial_led_blink is
16
17
       -- Constants to create the frequencies needed:
18
       -- Formula is: (25 MHz / 100 Hz * 50% duty cycle)
```

```
-- So for 100 Hz: 25,000,000 / 100 * 0.5 = 125,000
19
20
       constant c_CNT_100HZ : natural := 125000;
       constant c_CNT_50HZ : natural := 250000;
21
       constant c_CNT_10HZ : natural := 1250000;
22
23
       constant c_CNT_1HZ : natural := 12500000;
24
25
26
       -- These signals will be the counters:
27
       signal r_CNT_100HZ : natural range 0 to c_CNT_100HZ;
       signal r_CNT_50HZ : natural range 0 to c_CNT_50HZ;
28
29
       signal r_CNT_10HZ : natural range 0 to c_CNT_10HZ;
30
       signal r_CNT_1HZ : natural range 0 to c_CNT_1HZ;
31
       -- These signals will toggle at the frequencies needed:
32
       signal r_TOGGLE_100HZ : std_logic := '0';
33
       signal r_TOGGLE_50HZ : std_logic := '0';
34
       signal r_TOGGLE_10HZ : std_logic := '0';
35
36
       signal r_TOGGLE_1HZ : std_logic := '0';
37
38
       -- One bit select wire.
39
       signal w_LED_SELECT : std_logic;
40
41
     begin
42
43
       -- All processes toggle a specific signal at a different
44
       -- They all run continuously even if the switches are
45
       -- not selecting their particular output.
46
47
       p_100_HZ : process (i_clock) is
48
       begin
49
         if rising_edge(i_clock) then
50
           if r_CNT_100HZ = c_CNT_100HZ-1 then -- -1, since cou
             r_TOGGLE_100HZ <= not r_TOGGLE_100HZ;
51
52
             r CNT 100HZ
                            <= 0;
53
54
             r_{CNT_{100HZ}} <= r_{CNT_{100HZ}} + 1;
55
           end if;
56
         end if;
57
       end process p_100_HZ;
58
59
60
       p_50_HZ : process (i_clock) is
61
         if rising edge(i clock) then
62
           if r_{CNT_50HZ} = c_{CNT_50HZ-1} then -- -1, since count
63
             r_TOGGLE_50HZ <= not r_TOGGLE_50HZ;</pre>
64
65
             r CNT 50HZ
                          <= 0;
66
67
             r_CNT_50HZ \leftarrow r_CNT_50HZ + 1;
68
           end if;
69
         end if;
70
       end process p_50_HZ;
71
72
73
       p_10_HZ : process (i_clock) is
74
       begin
75
         if rising\_edge(i\_clock) then
76
           if r_CNT_10HZ = c_CNT_10HZ-1 then -- -1, since count
             r TOGGLE 10HZ <= not r_TOGGLE_10HZ;
77
78
             r CNT 10HZ
                           <= 0;
79
           else
             r_CNT_10HZ \leftarrow r_CNT_10HZ + 1;
80
           end if;
81
         end if;
82
83
       end process p_10_HZ;
84
85
86
       p_1_HZ : process (i_clock) is
87
88
         if rising_edge(i_clock) then
89
           if r CNT 1HZ = c CNT 1HZ-1 then -- -1, since counter
90
             r_TOGGLE_1HZ <= not r_TOGGLE_1HZ;</pre>
91
             r CNT 1HZ
                         <= 0;
92
           else
93
             r CNT 1HZ <= r CNT 1HZ + 1;
94
           end if:
```

```
end if;
 96
        end process p_1_HZ;
97
98
99
        -- Create a multiplexor based on switch inputs
100
        w_LED_SELECT <= r_TOGGLE_100HZ when (i_switch_1 = '0' and</pre>
101
                         r_TOGGLE_50HZ when (i_switch_1 = '0' and
                         r_TOGGLE_10HZ when (i_switch_1 = '1' and
102
103
                         r TOGGLE 1HZ;
104
105
106
        -- Only allow o_led_drive to drive when i_enable is high
107
        o led drive <= w LED SELECT and i enable;
108
109
     end rtl;
```

#### Verilog code for the design, tutorial\_led\_blink.v:

```
module tutorial_led_blink
 2
        (
 3
         i clock,
 4
         i_enable,
 5
        i_switch_1,
 6
        i switch 2,
 7
        o led drive
 8
        );
 9
10
       input i clock;
       input i enable;
11
12
       input i_switch_1;
13
       input i_switch_2;
14
       output o_led_drive;
15
       // Constants (parameters) to create the frequencies need\epsilon
16
17
       // Input clock is 25 kHz, chosen arbitrarily.
       // Formula is: (25 kHz / 100 Hz * 50% duty cycle)
18
       // So for 100 Hz: 25,000 / 100 * 0.5 = 125
19
20
       parameter c_CNT_100HZ = 125;
21
       parameter c_CNT_50HZ = 250;
       parameter c_CNT_10HZ = 1250;
parameter c_CNT_1HZ = 12500;
22
23
24
25
       // These signals will be the counters:
26
       reg [31:0] r_CNT_100HZ = 0;
       reg [31:0] r_CNT_50HZ = 0;
27
28
       reg [31:0] r_CNT_10HZ = 0;
       reg [31:0] r_CNT_1HZ = 0;
29
30
31
       // These signals will toggle at the frequencies needed:
32
                   r_{TOGGLE_{100HZ} = 1'b0;}
       reg
33
                   r_TOGGLE_50HZ = 1'b0;
       reg
                   r\_TOGGLE\_10HZ = 1'b0;
34
       reg
35
       reg
                   r_TOGGLE_1HZ
                                   = 1'b0;
36
37
       // One bit select
38
                   r_LED_SELECT;
       reg
39
       wire
                   w_LED_SELECT;
40
41
42
     begin
43
44
       // All always blocks toggle a specific signal at a differ
45
       // They all run continuously even if the switches are
       // not selecting their particular output.
46
47
48
       always @ (posedge i clock)
49
          begin
            if (r_CNT_100HZ == c_CNT_100HZ-1) // -1, since counte
50
51
                r_TOGGLE_100HZ <= !r_TOGGLE_100HZ;
52
53
                r CNT 100HZ
                              <= 0;
54
              end
55
            else
56
              r_{NT_{100HZ}} <= r_{NT_{100HZ}} + 1;
         end
57
58
```

```
59
 60
        always @ (posedge i_clock)
 61
          begin
 62
            if (r CNT 50HZ == c CNT 50HZ-1) // -1, since counter
 63
 64
                r_TOGGLE_50HZ <= !r_TOGGLE_50HZ;
                r CNT 50HZ
 65
                             <= 0;
 66
              end
            else
 67
              r_CNT_50HZ <= r_CNT_50HZ + 1;
 68
 69
 70
 71
 72
        always @ (posedge i_clock)
 73
          begin
 74
            if (r_CNT_10HZ == c_CNT_10HZ-1) // -1, since counter
 75
 76
                r_TOGGLE_10HZ <= !r_TOGGLE_10HZ;
 77
                r_CNT_10HZ
                             <= 0;
 78
              end
 79
            else
              r_CNT_10HZ \leftarrow r_CNT_10HZ + 1;
 80
 81
          end
 82
 83
 84
        always @ (posedge i clock)
 85
          begin
 86
            if (r_CNT_1HZ == c_CNT_1HZ-1) // -1, since counter st
 87
 88
                r_TOGGLE_1HZ <= !r_TOGGLE_1HZ;</pre>
                r_CNT_1HZ <= 0;
 89
 90
              end
 91
            else
              r_CNT_1HZ \leftarrow r_CNT_1HZ + 1;
 92
 93
 94
 95
        // Create a multiplexer based on switch inputs
 96
        always @ (*)
 97
        begin
98
          case ({i_switch_1, i_switch_2}) // Concatenation Operat
 99
            2'b11 : r LED SELECT <= r TOGGLE 1HZ;
100
            2'b10 : r_LED_SELECT <= r_TOGGLE_10HZ;
101
            2'b01 : r_LED_SELECT <= r_TOGGLE_50HZ;
102
            2'b00 : r LED SELECT <= r TOGGLE 100HZ;
103
          endcase
104
        end
105
106
        assign o_led_drive = r_LED_SELECT & i_enable;
107
108
        // Alternative way to design multiplexer (same as above):
        // More compact, but harder to read, especially to those
109
        // assign w_LED_SELECT = i_switch_1 ? (i_switch_2 ? r_TOG
110
111
                                                 (i switch 2 ? r TOG
112
        // assign o_led_drive = w_LED_SELECT & i_enable;
113
114
115
      end
116
117
      endmodule
```

Next Step: Simulating this design in VHDL or Verilog!

#### **5 Comments**



Geno Rice July 2, 2023 at 1:28 pm - Reply

Why the "<=" assignment operators and the use of reg variable r\_LED\_SELECT in the Verilog example? I would use "=" operator and a wire variable. Don't you want pure combinatorial semantics in this example?

always @ (*)
begin
$case \ (\{i\_switch\_1, i\_switch\_2\}) \ /\!/ \ Concatenation \ Operator \ \{i\_switch\_1, i\_switch\_2\}) \ /\!/ \ Concatenation \ Operator \ \{i\_switch\_1, i\_switch\_2\}) \ /\!/ \ Concatenation \ Operator \ \{i\_switch\_2\}) \ /\!/ \ Concatenation \ Operator \ O$
2'b11:r_LED_SELECT <= r_TOGGLE_1HZ;
2'b10:r_LED_SELECT <= r_TOGGLE_10HZ;
2'b01:r_LED_SELECT <= r_TOGGLE_50HZ;
2'b00:r_LED_SELECT <= r_TOGGLE_100HZ;
endcase
end



Russell July 3, 2023 at 1:29 pm - Reply

The way it's done here will ALSO generate combinational logic. You'll notice that no clock is being used!



**Heiko** July 9, 2023 at 2:58 pm - Reply

Could it be that the parameters in the Verilog example are all short by a factor of 1000 ?



luigino March 19, 2024 at 1:25 pm - Reply

Hello,

why in the VHDL you use the 25Mhz clock and in the Verilog you use 25 Khz clock and how do you define the clock frequency used in icecube 2?



Abdul Majith April 26, 2024 at 1:18 pm - Reply

Hi, Thanks for this code, I saw that the Verilog 2005 Verilog compiler, produces an error for the given code putting a couple of always blocks inside the begin and end is the one that produces the error,

### **Leave A Comment**

Comment			
Name (required)		Email (required)	
I'm not a robot	reCAPTCHA Privacy - Terms		

Post Comment





© 2022. Content cannot be re-hosted without author's permission. (contact me) web design by DS