



# Computersysteme

Microarchitecture

Markus Bader


SS2025


# Introduction

DDCA Ch7 - Part 1: Microarchitecture Introduction <a href="https://youtu.be/lrN-uBKooRY?si=QEiy6eyr5c32m31n">https://youtu.be/lrN-uBKooRY?si=QEiy6eyr5c32m31n</a>

### Chapter 7 :: Topics

- Introduction
- Performance Analysis
- Single-Cycle Processor
- Multicycle Processor
- Pipelined Processor
- Advanced Microarchitecture





#### About these Notes

Digital Design and Computer Architecture Lecture Notes

© 2021 Sarah Harris and David Harris

These notes may be used and modified for educational and/or non-commercial purposes so long as the source is attributed.

#### Microarchitecture

- Multiple implementations for a single architecture:
  - Single-cycle: Each instruction executes in a single cycle
  - Multicycle: Each instruction is broken up into series of shorter steps
  - Pipelined: Each instruction broken up into series of steps & multiple instructions execute at once

### **Processor Performance**

- Program execution time
  - Execution Time = (#instructions)(cycles/instruction)(seconds/cycle)
- Definitions:
  - **CPI**: Cycles/instruction
  - clock period: seconds/cycle
  - **IPC**: instructions/cycle = IPC
- Challenge is to satisfy constraints of:
  - Cost
  - Power
  - Performance

#### **RISC-V Processor**

- Consider subset of RISC-V instructions:
- R-type ALU instructions:

```
add, sub, and, or, slt
```

• Memory instructions:


```
lw, sw
```

• Branch instructions:

```
beq
```

### Determines everything about a processor:

- Architectural state:
  - 32 registers
  - PC
  - Memory



# Single-Cycle RISC-V Processor

DDCA Ch7 - Part 2: RISC-V Single-Cycle Processor Datapath: lw <a href="https://youtu.be/AoBkibslRBM?si=fgO1anrXwzMCdOrU">https://youtu.be/AoBkibslRBM?si=fgO1anrXwzMCdOrU</a>

# Single-Cycle RISC-V Processor

- Datapath
- Control

# **Example Program**

- Design datapath
- View example program executing

<b>Address</b>	Instruction	Type	Fields			Machine Language	
0x1000 L7:	lw x6, -4(x9)	Ι	<b>imm<sub>11:0</sub></b> 1111111111100	<b>rs1 f3</b> 01001 01	<b>rd</b> 0 00110	<b>op</b> 0000011	FFC4A303
0x1004	sw x6, 8(x9)	S	<b>imm</b> <sub>11:5</sub> <b>rs2</b> 0000000 00110	<b>rs1 f3</b> 01001 01	<b>imm<sub>4:0</sub></b> 0 01000	<b>op</b> 0100011	0064A423
0x1008	or x4, x5, x6	5 <b>R</b>	<b>funct7 rs2</b> 0000000 00110	<b>rs1 f3</b> 00101 11	<b>rd</b> 0 00100	<b>op</b> 0110011	0062E233
0x100C	beq x4, x4, L7	<sup>7</sup> B	imm <sub>12,10:5</sub> rs2 11111111 00100	<b>rs1 f3</b> 00100 00	<b>imm<sub>4:1,11</sub></b> 0 10101	<b>op</b> 1100011	FE420AE3


### Single-Cycle RISC-V Processor

• **Datapath**: start with lw instruction


• Example: lw x6, -4(x9) lw rd, imm(rs1)

#### **I-Type** 14:12 31:20 19:15 11:7 6:0 funct3 rs1 rd $imm_{11:0}$ op 5 bits 7 bits 12 bits 5 bits 3 bits

#### • STEP 1: Fetch instruction




• STEP 2: Read source operand (rs1) from RF



### Single-Cycle Datapath: 1w Immediate

#### • STEP 3: Extend the immediate


 $0 \times 1000$  L7: lw  $\times 6$ ,  $-4 (\times 9)$ 



01001 010 00110

FFC4A303


• STEP 4: Compute the memory address




ALUControl <sub>2:0</sub>	Function
000	add
001	subtract
010	and
011	or
101	SLT

Address Instruction		Type		Field	ds		Mad	chine Language		
				_	$imm_{11:0}$	rs1	f3	rd	ор	
0x1000	L7: lw	x6,	-4(x9)	I	111111111100	01001	010	00110	0000011	FFC4A303

• STEP 5: Read data from memory and write it back to register file



#### • STEP 6: Determine address of next instruction




# **Single-Cycle Datapath: Other Instructions**

DDCA Ch7 - Part 3: RISC-V Single-Cycle Processor Datapath <a href="https://youtu.be/sVZmqLRkbVk?si=SE">https://youtu.be/sVZmqLRkbVk?si=SE</a> gnswCekVKNuwe


### Single-Cycle Datapath: SW

- **Immediate:** now in {instr[31:25], instr[11:7]}
- Add control signals: ImmSrc, MemWrite




**Address** Instruction **Fields Machine Language** Type imm<sub>11:5</sub> rs2 rs1  $imm_{4:0}$ **op** 0100011 0x1004 0000000 00110 01001 010 0064A423 x6, 8(x9)01000 SW

ImmSrc	ImmExt	Instruction Type
0	{{20{instr[31]}}, instr[31:20]}	I-Type
1	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type




### Single-Cycle Datapath: R-type

Read from rs1 and rs2 (instead of imm)





Address	Instruction	Type	Fields			Ma	chine Language		
		_	funct7	rs2	rs1	f3	rd	op	
0x1008	or x4, x5,	<6 <b>R</b>	000000	00110	00101	110	00100	0110011	0062E233

• Calculate target address: PCTarget = PC + imm



ImmSrc <sub>1:0</sub>	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	B-Type







# **Single-Cycle Control**

DDCA Ch7 - Part 4: RISC-V Single-Cycle Processor: Control <a href="https://www.youtube.com/watch?v=EZb1">https://www.youtube.com/watch?v=EZb1</a> VF-yMg

High-Level View





Low-Level View




# Single-Cycle Control: Main Decoder (Animation)


ор	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw							
35	sw							
51	R-type							
99	beq							






ор	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	Х	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	Х	1	01







ALUControl <sub>2:0</sub>	Function
000	add
001	subtract
010	and
011	or
101	SLT




ALUControl <sub>2:0</sub>	Function
000	add
001	subtract
010	and
011	or
101	SLT




ALUControl <sub>2:0</sub>	Function
000	add
001	subtract
010	and
011	or
101	SLT






# Single-Cycle Control: ALU Decoder

ALUOp	funct3	op <sub>5</sub> , funct7 <sub>5</sub>	Instruction	ALUControl <sub>2:0</sub>
00	Х	Х	lw, sw	000 (add)
01	×	X	beq	001 (subtract)
10	000	00, 01, 10	add	000 (add)
	000	11	sub	001 (subtract)
	010	Х	slt	101 (set less than)
	110	X	or	011 (or)
	111	X	and	010 (and)



## Example: and

ор	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
51	R-type	1	XX	0	0	0	0	10



and x5, x6, x7
Computer Systems

# **Extending the Single-Cycle Processor**

DDCA Ch7 - Part 5: RISC-V Single-Cycle Processor: <a href="https://youtu.be/z6qxMFgNEM4?si=QTFcjiic-Hq3uRfi">https://youtu.be/z6qxMFgNEM4?si=QTFcjiic-Hq3uRfi</a>

#### Extended Functionality: I-Type ALU

Enhance the single-cycle processor to handle

```
I-Type ALU instructions:
```


```
addi, andi, ori, and slti
```

- Similar to R-type instructions
- But **second source** comes from **immediate**
- Change ALUSrc to select the immediate
- And **ImmSrc** to pick the correct immediate

# Extended Functionality: I-Type ALU


ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	X	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	X	1	01
19	I-type	1	00	1	0	0	0	10

ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
19	I-type	1	00	1	0	0	0	10




## Extended Functionality: jal

- Enhance the single-cycle processor to handle jal
  - Similar to beq
- But jump is always taken
  - PCSrc should be 1
- **Immediate format** is different
  - Need a new *ImmSrc* of 11
- And jal must compute PC+4 and store in rd
  - Take PC+4 from adder through ResultMux



## Extended Functionality: ImmExt

ImmSrc <sub>1:0</sub>	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	B-Type
11	{{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0}	J-Type




# Extended Functionality: jal

ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
3	lw	1	00	1	0	01	0	00	0
35	sw	0	01	1	1	XX	0	00	0
51	R-type	1	XX	0	0	00	0	10	0
99	beq	0	10	0	0	XX	1	01	0
19	I-type	1	00	1	0	00	0	10	0
111	jal	1	11	X	0	10	0	XX	1

# Extended Functionality: jal

ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
111	jal	1	11	X	0	10	0	XX	1



# **Single-Cycle Performance**


DDCA Ch7 - Part 6: RISC-V Single-Cycle Performance <a href="https://www.youtube.com/watch?v=w82mNGranjA">https://www.youtube.com/watch?v=w82mNGranjA</a>

#### **Processor Performance**

## **Program Execution Time**


= 
$$\#instructions \times \frac{cycles}{instruction} \times \frac{seconds}{cycle}$$

=  $\#instructions \times CPI \times T_C$ 



 $T_c$  limited by critical path (**1w**)

#### • Single-cycle critical path:



## Single-Cycle Processor Performance

#### Single-cycle critical path:

$$T_{c\_single} = t_{pcq\_PC} + t_{mem} + \max\left[t_{RFread}, t_{dec} + t_{ext} + t_{mux}\right] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

#### • Typically, limiting paths are:

- memory, ALU, register file
- So,  $t_{dec}$  +  $t_{ext}$  +  $t_{mux}$  can be neglected

$$T_{c\_single} = t_{pcq\_PC} + t_{mem} + t_{RFread} + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

$$T_{c\_single} = t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup}$$

48

# Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	40
Register setup	$t_{ m setup}$	50
Multiplexer	$t_{ m mux}$	30
AND-OR gate	$t_{ m AND-OR}$	20
ALU	$t_{ m ALU}$	120
Decoder (Control Unit)	$t_{ m dec}$	25
Extend unit	$t_{ m ext}$	35
Memory read	$t_{ m mem}$	200
Register file read	$t_{RF}$ read	100
Register file setup	$t_{RF}$ setup	60

$$T_{c\_single} = t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup}$$
  
=  $(40 + 2*200 + 100 + 120 + 30 + 60) \text{ ps} = 750 \text{ ps}$ 

# Single-Cycle Performance Example

Program with 100 billion instructions =  $10^{11}$  instructions :

```
Execution Time = \#instructions \times CPI \times T_C
= (100 \times 10^9)(1)(750 \times 10^{-12} \text{ s})
= 75 seconds
```

# **Multicycle RISC-V Processor**

DDCA Ch7 - Part 7: Multicycle Processor <a href="https://www.youtube.com/watch?v=sATaQNCC0-g">https://www.youtube.com/watch?v=sATaQNCC0-g</a>

## Single- vs. Multicycle Processor

- Single-cycle:
  - + simple
  - cycle time limited by longest instruction (lw)
  - separate memories for instruction and data
  - - 3 adders/ALUs
- Multicycle processor addresses these issues by breaking instruction into shorter steps
  - shorter instructions take fewer steps
  - can re-use hardware
  - cycle time is faster

52

## Single- vs. Multicycle Processor

#### • Single-cycle:

- + simple
- cycle time limited by longest instruction (1w)
- separate memories for instruction and data
- - 3 adders/ALUs

#### Multicycle

- + higher clock speed
- + simpler instructions run faster
- + reuse expensive hardware on multiple cycles
- sequencing overhead paid many times

# Same design steps as single-cycle:


first datapath


53

then control


## Multicycle State Elements

 Replace separate Instruction and Data memories with a single unified memory – more realistic







#### **STEP 1:** Fetch instruction




## **STEP 2**: Read source operand from RF and extend immediate




## **STEP 3:** Compute the memory address




## **STEP 4:** Read data from memory



## **STEP 5:** Write data back to register file




#### **STEP 6:** Increment PC: PC = PC+4




# Multicycle Datapath: Other Instructions

DDCA Ch7 - part 8: RISC-V Multicycle Processor - Other Instructions <a href="https://www.youtube.com/watch?v=dnITBQQDmwU">https://www.youtube.com/watch?v=dnITBQQDmwU</a>


## Write data from Register File (rs2) to memory



• Calculate branch target address: BTA = PC + imm




PC is updated in Fetch stage, so need to save old (current) PC




# **Multicycle Control**


DDCA Ch7 - Part 9: RISC-V Multicycle Processor Control <a href="https://www.youtube.com/watch?v=YUJhNTpunql">https://www.youtube.com/watch?v=YUJhNTpunql</a>

# High-Level View




#### Low-Level View





#### **Instruction Decoder**

ор	Instruction	ImmSrc
3	lw	00
35	SW	01
51	R-type	XX
99	beq	10




#### **Main FSM**

To declutter FSM:


 Write enable signals (RegWrite, MemWrite, IRWrite, PCUpdate, and Branch) are 0 if not listed in a state.

 Other signals are don't care if not listed in a state


#### Main FSM: Fetch




#### Main FSM: Decode




#### Main FSM: Address




# Main FSM: Read Memory



### Main FSM: Write RF




#### Main FSM: Fetch Revisited



## **Multicycle Control: Other Instructions**


75

### Main FSM: sw




**Computer Systems** 76

### Main FSM: R-Type Execute




### Main FSM: R-Type ALU Write Back




### Main FSM: R-Type ALU Write Back

- Need to calculate:
  - Branch Target Address
  - rs1 rs2 (to see if equal)
- ALU isn't being used in Decode stage
  - Use it to calculate Target Address (PC + imm)





#### Main FSM: Decode Revisited


- Need to calculate:
  - Branch Target Address
  - rs1 rs2 (to see if equal)
- ALU isn't being used in Decode stage
  - Use it to calculate Target Address (PC + imm)



### Main FSM: Decode (Target Address)










# **Extending the RISC-V Multicycle Processor**

DDCA Ch7 - Part 11: Extending the RISC-V Multicycle Processor <a href="https://www.youtube.com/watch?v=8EhVN192FRU">https://www.youtube.com/watch?v=8EhVN192FRU</a>




### Main FSM: I-Type ALU Exec. Datapath







### Main FSM: jal Datapath




PC + 4 is written to rd in S7: ALUWB



### Main FSM: jal Datapath – WB same as before with PC+4



State Datapath μOp Instr  $\leftarrow$ Mem[PC]; PC  $\leftarrow$  PC+4 **Fetch** ALUOut ← PCTarget Decode MemAdr ALUOut ← rs1 + imm Data ← Mem[ALUOut] **MemRead MemWB** rd ← Data **MemWrite** Mem[ALUOut] ← rd ALUOut ← rs1 op rs2 **ExecuteR** ALUOut ← rs1 op imm **Executel ALUWB** rd ← ALUOut **BEQ** ALUResult = rs1-rs2; if Zero, PC ← ALUOut PC ← ALUOut; ALUOut ← PC+4 **JAL** 




# **Multicycle Performance**

- Instructions take different number of cycles:
  - 3 cycles: beq
  - 4 cycles: R-type, addi, sw , jal
  - 5 cycles: lw
- CPI is weighted average
- SPECINT2000 benchmark:
  - 25% loads
  - 10% stores
  - 13% branches
  - 52% R-type
- Average CPI = (0.13)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12

### **Potential Critical Paths:**

- Calculate PC + 4 or
- Read Memory




### Multicycle Processor Performance

### Multicycle critical path:

- Assumptions:
  - Registry File is faster than memory
  - Writing memory is faster than reading memory

$$T_{c\_multi} = t_{pcq\_PC} + t_{dec} + 2t_{mux} + \max(t_{ALU}, t_{mem}) + t_{setup}$$



### Multicycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	40
Register setup	$t_{ m setup}$	50
Multiplexer	$t_{ m mux}$	30
AND-OR gate	$t_{ m AND-OR}$	20
ALU	$t_{ m ALU}$	120
Decoder (Control Unit)	$t_{ m dec}$	25
Extend unit	$t_{ m dec}$	35
Memory read	$t_{ m mem}$	200
Register file read	$t_{RF}$ read	100
Register file setup	$t_{RF}$ setup	60

$$T_{c\_multi} = t_{pcq\_PC} + t_{dec} + 2t_{mux} + \max(t_{ALU}, t_{mem}) + t_{setup}$$
$$= (40 + 25 + 2 * 30 + 200 + 50) ps = 375 ps$$

- For a program with 100 billion instructions executing on a multicycle RISC-V processor
  - CPI = 4.12 cycles/instruction
  - Clock cycle time:  $T_{c\ multi}$  = 375 ps
- Execution Time = (# instructions) × CPI ×  $T_c$ =  $(100 \times 10^9)(4.12)(375 \times 10^{-12})$ = 155 seconds
- This is slower than the single-cycle processor (75 sec.)

### **Parallelism**

DDCA Ch3 - Part 16: Parallelism <a href="https://www.youtube.com/watch?v=xX2Crru3xCg">https://www.youtube.com/watch?v=xX2Crru3xCg</a>

### Parallelism

### Two types of parallelism:

- Spatial parallelism
  - duplicate hardware performs multiple tasks at once
- Temporal parallelism
  - task is broken into multiple stages
  - also called pipelining
  - for example, an assembly line

### Parallelism

- Token: Group of inputs processed to produce group of outputs
- Latency: Time for one token to pass from start to end
- Throughput: Number of tokens produced per unit time

Parallelism increases throughput

### Parallelism Example 1/3

- Ben Bitdiddle bakes cookies to celebrate traffic light controller installation
  - **5 minutes** to roll cookies
  - **15 minutes** to bake

- What is the latency and throughput without parallelism?
  - Latency (when is the first cooky finished?)
  - Throughput (how many cookies can Ben finish in an hour?)

Latency = 5 + 15 = 20 minutes = 1/3 hour Throughput = 1 tray/ 1/3 hour = 3 trays/hour

### Parallelism Example 2/3

### What is the latency and throughput if Ben uses parallelism?

• Spatial parallelism:


Ben asks Allysa P. Hacker to help, using her own oven

- Temporal parallelism:
  - two stages: rolling and baking
  - He uses two trays
  - While first batch is baking, he rolls the second batch, etc.

### Spatial vs. Temporal Parallelism


### Spatial Parallelism

- Latency = 5 + 15 = 20 minutes = 1/3 hour
- Throughput = 2 trays/ 1/3 hour = 6 trays/hour



### Temporal Parallelism

- Latency = 5 + 15 = 20 minutes = 1/3 hour
- Throughput = 1 trays/ 1/4 hour = 4 trays/hour



### Parallelism in Circuits

104


# **Pipelined RISC-V Processor**

DDCA Ch7 - Part 13: Pipelined Processor <a href="https://www.youtube.com/watch?v=UZdURUwQMmk">https://www.youtube.com/watch?v=UZdURUwQMmk</a>


### Pipelined RISC-V Processor

- Temporal parallelism
- Divide single-cycle processor into 5 stages:
  - Fetch
  - Decode
  - Execute
  - Memory
  - Writeback
- Add pipeline registers between stages


### Single-Cycle




# **Pipelined**




### **Pipelined Processor Abstraction**







Signals in Pipelined Processor are appended with first letter of stage (i.e., PCF, PCD, PCE, PCM, PCW).



## **Corrected Pipelined Datapath**



- Rd must arrive at same time as Result
- Register file written on falling edge of CLK



- Same control unit as single-cycle processor
- Control signals travel with the instruction (drop off when used)

# **Pipelined Processor Hazards**

DDCA Ch7 - Part 14: Pipelined Processor Data Hazards <a href="https://www.youtube.com/watch?v=zuegcg6ZSFQ">https://www.youtube.com/watch?v=zuegcg6ZSFQ</a>


#### Pipelined Hazards

- When an instruction depends on result from instruction that hasn't completed
- Types:
  - Data hazard:

register value not yet written back to register file

Control hazard:


next instruction not decided yet (caused by branch)



# Handling Data Hazards


- Insert **nops** in code at compile time
- Rearrange code at compile time
- Forward data at run time
- **Stall** the processor at run time

- Insert enough nops for result to be ready
- Or move independent useful instructions forward




## Data Forwarding

- Data is available on internal busses before it is written back to the register file (RF).
- Forward data from internal busses to Execute stage.




## Data Forwarding

- Check if source register in Execute stage matches destination register of instruction in Memory or Writeback stage.
- If so, forward result.
- For all register? 1 2 3 4 5 6 7



## Data Forwarding: Hazard Unit





#### **Data Forwarding**

- Case 1: Execute stage Rs1 or Rs2 matches Memory stage Rd? Forward from Memory stage
- Case 2: Execute stage Rs1 or Rs2 matches Writeback stage Rd? Forward from Writeback stage
- Case 3: Otherwise use value read from register file (as usual)
- Equations for ForwardAE Rs1:

```
if ((Rs1E == RdM) AND RegWriteM) AND (Rs1E != 0) // Case 1
ForwardAE = 10
else if ((Rs1E == RdW) AND RegWriteW) AND (Rs1E != 0) // Case 2
ForwardAE = 01
else ForwardAE = 00 // Case 3
```

• ForwardBE equations are similar (replace Rs1E with Rs2E)





# **Stalling Logic**

• Is either source register in the Decode stage the same as the destination register in the


**Execute stage?** 


#### **AND**

Is the instruction in the Execute stage a lw?

 $|wStall| = ((Rs1D == RdE)) \text{ OR } (Rs2D == RdE)) \text{ AND } ResultSrcE_0$ |StallF| = |StallD| = |FlushE| = |wStall|

(Stall the Fetch and Decode stages, and flush the Execute stage.






# **Pipelined Processor Control Hazards**

DDCA Ch7 - Part 15: Pipelined Processor Control Hazards <a href="https://www.youtube.com/watch?v=VcnwVxD4LAc">https://www.youtube.com/watch?v=VcnwVxD4LAc</a>


#### • beq:

- Branch **not determined until the Execute stage** of pipeline
- Instructions after branch fetched before branch occurs
- These **2** instructions must be flushed if branch happens



#### **Branch misprediction penalty:**

• The number of instructions flushed when a branch is taken (in this case, 2 instructions)




#### Control Hazards: Flushing Logic


- If branch is taken in execute stage, need to flush the instructions in the Fetch and Decode stages
  - Do this by clearing Decode and Execute Pipeline registers using FlushD and FlushE

#### Equations:


FlushD = PCSrcE FlushE = lwStall OR PCSrcE



#### Control Hazards: Flushing Hardware



#### RISC-V Pipelined Processor with Hazard Unit



#### Data hazard logic (shown for SrcA of ALU):

```
if ((Rs1E == RdM) \text{ AND } RegWriteM) \text{ AND } (Rs1E != 0) // Case 1

ForwardAE = 10

else if ((Rs1E == RdW) \text{ AND } RegWriteW) \text{ AND } (Rs1E != 0) // Case 2

ForwardAE = 01


else ForwardAE = 00 // Case 3
```

## Load word stall logic:

 $|wStal| = ((Rs1D == RdE) \text{ OR } (Rs2D == RdE)) \text{ AND } ResultSrcE_0$ StallF = StallD = |wStall|

#### **Control hazard flush:**

FlushD = PCSrcE FlushE = lwStall OR PCSrcE



# **Pipelined Performance**

DDCA Ch7 - Part 14: Pipelined Processor Data Hazards <a href="https://www.youtube.com/watch?v=zuegcg6ZSFQ">https://www.youtube.com/watch?v=zuegcg6ZSFQ</a>

#### Pipelined Processor Performance Example

#### SPECINT2000 benchmark:

- 25% loads
- 10% stores
- 13% branches
- 52% R-type

#### • Suppose:

- 40% of loads used by next instruction
- 50% of branches mispredicted

#### What is the average CPI?

(Ideally it's 1, but...)

- Load CPI = 1 when not stalling, 2 when stalling
- Branch CPI = 1 when not stalling, 3 when stalling

$$\rightarrow$$
 So, CPI<sub>IW</sub> = 1(0.6) + 2(0.4) = 1.4

$$\rightarrow$$
 So, CPI<sub>beq</sub> = 1(0.5) + 3(0.5) = 2


• Average CPI = (0.25)(1.4) + (0.1)(1) + (0.13)(2) + (0.52)(1) = 1.23

Pipelined processor critical path:

```
T_{c\_pipelined} = \max \text{ of } [
t_{pcq} + t_{mem} + t_{setup}  Fetch
2(t_{RFread} + t_{setup})  Decode
t_{pcq} + 4t_{mux} + t_{ALU} + t_{AND-OR} + t_{setup}  Execute
t_{pcq} + t_{mem} + t_{setup}  Memory
2(t_{pcq} + t_{mux} + t_{RFwrite}) ] Writeback
```

- Decode and Writeback stages both use the register file in each cycle
- So each stage gets half of the cycle time  $(T_c/2)$  to do their work
- Or, stated a different way, 2x of their work must fit in a cycle (T<sub>c</sub>)

#### Pipelined Critical Path: Execute Stage



#### Pipelined Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	40
Register setup	$t_{\text{setup}}$	50
Multiplexer	$t_{ m mux}$	30
AND-OR gate	$t_{ m AND-OR}$	20
ALU	$t_{ m ALU}$	120
Decoder (Control Unit)	$t_{ m dec}$	25
Extend unit	$t_{ m dec}$	35
Memory read	$t_{ m mem}$	200
Register file read	$t_{RF}$ read	100
Register file setup	$t_{RF}$ setup	60

$$T_{c\_pipelined} = t_{pcq} + 4t_{mux} + t_{ALU} + t_{AND-OR} + t_{setup}$$
  
=  $(40 + 4*30 + 120 + 20 + 50) \text{ ps} = 350 \text{ ps}$ 

#### Pipelined Performance Example

## Program with 100 billion instructions

**Execution Time** = (# instructions) × CPI × Tc

 $= (100 \times 109)(1.23)(350 \times 10-12)$ 

= 43 seconds

	Execution Time	Speedup
Processor	(seconds)	(single-cycle as baseline)
Single-cycle	75	1
Multi-cycle	155	0.5
Pipelined	43	1.7