



Computersysteme

QtRVSim – RISC-V Simulator


Tobias Schwarzingger

18.03.2025

QtRVSim

- Developed at the Czech Technical University
- RISC-V simulator
 - Instruction Set (Use No Pipeline, No Cache)
 - Microarchitecture (Pipeline, Caches)
- Assembly editor

- GitHub: <https://github.com/cvut/qtrvsim>
- Online Version: <https://comparch.edu.cvut.cz/qtrvsim/app/>



QtRVSim - Configuration

[illegible]

QtRVSim – Loading a Program

QtRVSim

File Machine Windows Options Help

1x 2x 5x 10x Unlimited Max

Registers

x0/zero	0x0	x1/ra	0x0	x2/sp	0xbffffff0	x3/gp	0x0	x4/tp	0x0	x5/t0	0x0	x6/t1	0x0	x7/t2	0x0
x10/a0	0x0	x11/a1	0x0	x12/s0	0x0	x13/a3	0x0	x14/a4	0x0	x15/t5	0x0	x16/a6	0x0	x17/a7	0x0
x20/s4	0x0	x21/s5	0x0	x22/s6	0x0	x23/s7	0x0	x24/s8	0x0	x25/t9	0x0	x26/s10	0x0	x27/s11	0x0

Program

Follow fetch


BP	Instruction
	jal x0, 0x238
	addi x5, x0, 2
	lui x6, 0x80000
	addi x6, x6, -1
	addi x7, x0, 4
	beq x7, x0, 0x234
	addi x7, x7, -1
	addi x5, x5, 2
	lh x28, 0(x5)
	sub x29, x28, x6
	blt x0, x29, 0x214
	addi x6, x28, 0

Core Editor (Unknown 1)


```
1
2 j test_code
3
4 program:
5
6 addi t0, x0, 2
7 lui t1, 0x80000
8 addi t1, t1, -1
9 addi t2, x0, 4
10 loop:
11     beq t2, x0, end
12     addi t2, t2, -1
13     addi t0, t0, 2
14     lh t3, 0(t0)
15     sub t4, t3, t1
16     blt x0, t4, loop
17     mv t1, t3
18     j loop
19 end:
20
21 ret
22
```

QtRVSim – Working with the Simulator

- Simulation speed can be selected
- Step-by-step execution supported
- Use the ebreak instruction to set breakpoints



Exercise 2 – Assembly Code Tests



The screenshot shows an IDE with two panes. The left pane, titled 'Editor (Unknown 1)', contains assembly code. The right pane, titled 'Terminal', shows the output of the program.


```
1  
2 j test_code  
3  
4 bfffo:  
5  
6 # Implementieren Sie hier Ihr Programm. Es wird automatisch mit den richtigen Werten aufgerufen.  
7  
8 ret  
9  
10 test_code:  
11 test_0:  
-- * -----
```

Terminal output:

```
Test: bfffo 0x0000 = 0  
Success!  
Test: bfffo 00000100000000000 = 11  
Failure!  
Test: bfffo 0x1 = 1  
Failure!  
Test: bfffo 0x8000 = 16  
Failure!
```

Input:

- System calls
 - <https://github.com/cvut/qtrvsim?tab=readme-ov-file#system-calls-support>
- Peripherals and LCD Screen
 - Simulated LEDs and Knobs
 - <https://github.com/cvut/qtrvsim?tab=readme-ov-file#peripherals>
- Microarchitecture visualization
- Pipeline support
- Cache support
- Branch predictor support



Assembler Support

- Generate machine code from assembly
- Pseudo instructions
- Use Labels for Branch and Jump instructions
- Provide information to the linker
- ...

Follow fetch	
BP	Instruction
	lui x15, 0x1
	addi x15, x15, 904
	addi x15, x15, -1
	bne x15, x0, 0x208
	jalr x0, 0(x1)

```
1 my_fn:
2     li      a5, 5000
3 count_to:
4     addi    a5, a5, -1
5     bne     a5, zero, count_to
6     ret
```

Compiler Explorer

- Crucial for most developer workflows
- Compilers can translate code from a source language to a target language
 - For example, C -> RISC-V assembly code
- Assemblers and linkers then generate an executable
- Many compilers out there
 - Popular for the C-family: gcc, clang (LLVM)
- Plethora of optimizations and options to control them
- Compiler Explorer allows for an easy comparison between compilers
 - <https://godbolt.org/>

A Simple C Program

```
// Sum of Squares for 4 integers
int sum_square_4(int *arr) {
    int sum = 0;
    for (int i = 0; i < 4; i++) {
        sum += arr[i] * arr[i];
    }
    return sum;
}
```

Translation with Different Optimization Levels

```
// Sum of Squares for 4 integers
int sum_square_4(int *arr) {
    int sum = 60000;
    for (int i = 0; i < 4; i++) {
        sum += arr[i] * arr[i];
    }
    return sum;
}
```

-O0

```
sum_square_4:
    addi    sp,sp,-48
    sd      ra,40(sp)
    sd      s0,32(sp)
    addi    s0,sp,48
    sd      a0,-40(s0)
    li      a5,61440
    addi    a5,a5,-1440
    sw      a5,-20(s0)
    sw      zero,-24(s0)
    j       .L2
.L3:
    lw      a5,-24(s0)
    slli    a5,a5,2
    ld      a4,-40(s0)
    add     a5,a4,a5
    lw      a4,0(a5)
    lw      a5,-24(s0)
    slli    a5,a5,2
    ld      a3,-40(s0)
    add     a5,a3,a5
    lw      a5,0(a5)
    mulw    a5,a4,a5
    sext.w  a5,a5
    lw      a4,-20(s0)
    addw    a5,a4,a5
    sw      a5,-20(s0)
    lw      a5,-24(s0)
    addiw   a5,a5,1
    sw      a5,-24(s0)
.L2:
    lw      a5,-24(s0)
    sext.w  a4,a5
    li      a5,3
    ble     a4,a5,.L3
    lw      a5,-20(s0)
    mv      a0,a5
    ld      ra,40(sp)
    ld      s0,32(sp)
    addi    sp,sp,48
    jr      ra
```

-O1

```
sum_square_4:
    mv      a4,a0
    addi    a2,a0,16
    li      a3,61440
    addi    a3,a3,-1440
.L2:
    lw      a5,0(a4)
    mulw    a5,a5,a5
    addw    a0,a5,a3
    mv      a3,a0
    addi    a4,a4,4
    bne     a4,a2,.L2
    ret
```

-O3

```
sum_square_4:
    lw      a3,0(a0)
    lw      a4,4(a0)
    lw      a5,8(a0)
    mulw    a2,a3,a3
    lw      a0,12(a0)
    li      a3,61440
    addiw   a3,a3,-1440
    mulw    a4,a4,a4
    addw    a3,a3,a2
    mulw    a5,a5,a5
    addw    a4,a4,a3
    mulw    a0,a0,a0
    addw    a5,a5,a4
    addw    a0,a0,a5
    ret
```

Translation to Different Architectures (x86-64)

```
// Sum of Squares for 4 integers
int sum_square_4(int *arr) {
    int sum = 60000;
    for (int i = 0; i < 4; i++) {
        sum += arr[i] * arr[i];
    }
    return sum;
}
```

-O3 -march=raptorlake -mno-sse

sum_square_4:

```
    mov     eax, DWORD PTR [rdi]
    imul    eax, eax
    mov     edx, eax
    mov     eax, DWORD PTR [rdi+4]
    imul    eax, eax
    lea     edx, [rdi+60000+rdi]
    mov     eax, DWORD PTR [rdi+8]
    imul    eax, eax
    add     edx, eax
    mov     eax, DWORD PTR [rdi+12]
    imul    eax, eax
    add     eax, edx
    ret
```

-O3 -march=raptorlake

sum_square_4:

```
    vmovdqu xmm0, XMMWORD PTR [rdi]
    vpmulld xmm0, xmm0, xmm0
    vpsrldq  xmm1, xmm0, 8
    vpaddq  xmm0, xmm0, xmm1
    vpsrldq  xmm1, xmm0, 4
    vpaddq  xmm0, xmm0, xmm1
    vmovd   eax, xmm0
    add     eax, 60000
    ret
```


Globals and Text

The image shows a code editor with two panels. The left panel, titled 'C source #1', contains the following C code:

```
1 #include <stdlib.h>
2 #include <stdio.h>
3
4 int my_global = 5;
5
6 int main() {
7     int my_local = rand() % 10;
8     if(my_local == my_global) {
9         printf("my_local == my_global");
10    }
11    return 0;
12 }
```

The right panel, titled 'RISC-V (32-bits) gcc (trunk) (Editor #1)', shows the assembly output for the C code. The assembly is for a RISC-V 32-bit target using gcc (trunk) with the -Oz optimization level. The assembly code is as follows:

```
1 .LC0:
2     .string "my_local == my_global"
3 main:
4     addi    sp, sp, -16
5     sw      ra, 12(sp)
6     call    rand
7     li      a5, 10
8     rem     a0, a0, a5
9     lui     a5, %hi(my_global)
10    lw      a5, %lo(my_global)(a5)
11    bne     a5, a0, .L2
12    lui     a0, %hi(.LC0)
13    addi    a0, a0, %lo(.LC0)
14    call    printf
15 .L2:
16    lw      ra, 12(sp)
17    li      a0, 0
18    addi    sp, sp, 16
19    jr      ra
20 my_global:
21    .word    5
```

Compiler Explorer

The image shows the Compiler Explorer interface with two panels. The top panel displays the C source code for a function that calculates the sum of squares of four integers. The bottom panel shows the corresponding RISC-V assembly code generated by GCC 14.2.0. The left panel uses the -O3 optimization level, while the right panel uses -O3 -march.

C Source Code:

```
1 // Sum of Squares for 4 integers
2 int sum_square_4(int *arr) {
3     int sum = 60000;
4     for (int i = 0; i < 4; i++) {
5         sum += arr[i] * arr[i];
6     }
7     return sum;
8 }
```

RISC-V Assembly (-O3):

```
1 sum_square_4:
2     lw     a3,0(a0)
3     lw     a4,4(a0)
4     lw     a5,8(a0)
5     mulw   a2,a3,a3
6     lw     a0,12(a0)
7     li     a3,61440
8     addiw  a3,a3,-1440
9     mulw   a4,a4,a4
10    addw   a3,a3,a2
11    mulw   a5,a5,a5
12    addw   a4,a4,a3
13    mulw   a0,a0,a0
14    addw   a5,a5,a4
15    addw   a0,a0,a5
16    ret
```

RISC-V Assembly (-O3 -march):

```
1 sum_square_4:
2     vsetivli zero,4,e32,m1,
3     vle32.v v1,0(a0)
4     li     a4,0
5     vmv.s.x v2,a4
6     li     a5,61440
7     addiw  a5,a5,-1440
8     vmul.vv v1,v1,v1
9     vreds.s v1,v1,v2
10    vmv.x.s a0,v1
11    addw   a0,a0,a5
12    ret
```

The bottom status bar for each panel shows: Output (0/0) RISC-V (64-bits) gcc 14.2.0 i - cached (5576B) ~339 lines (left) and Output (0/0) RISC-V (64-bits) gcc 14.2.0 i - 541ms (4649B) ~271 lines (right).

Live Demo
