Interlace content support in HEVC encoder by Intel® Media SDK for Linux*

The HEVC encoder processes interlaced content differently from other SDK encoders. The document describes how to properly initialize and use HEVC encoder for interlaced content processing.

Input surface layout

In most cases, SDK components process both fields in one function call and both fields are stored in the same surface. However for HEVC encoder each field should be stored in a separate surface so separate calls are required for processing of each field. VPP can be used to separate fields from interleaved layout (two fields in the same surface) to single field layout.

Encoder initialization

To properly initialize HEVC encoder for interlaced content application should set the following parameters:

Picture structure

- mfxVideoParam::mfxFrameInfo::PicStruct MFX_PICSTRUCT_FIELD_SINGLE or MFX_PICSTRUCT_FIELD_TOP or MFX_PICSTRUCT_FIELD_BOTTOM. In case of MFX_PICSTRUCT_FIELD_SINGLE actual picture structure should be specified at runtime. Any other combination of PicStruct will be treated as progressive.
- mfxExtCodingOption::FramePicture ignored.

Picture size

- mfxVideoParam::mfxFrameInfo::Width/Height size of surface containing picture, should be aligned to 16 and might be bigger than encoding picture (field or frame) size. For dynamic resolution change initialize with maximum required resolution, then reset to current. Allocation will be performed at Init, then encoder will be re-initialized without reallocation at MFXVideoENCODE Reset function.
- mfxVideoParam::CropXYWH default display window parameters. If CropWH are zero, mfxVideoParam::mfxFrameInfo::Width/Height will be used.
- mfxExtHEVCParam: : PicWidthInLumaSamples/PicHeightInLumaSamples size of coded picture. if mfxExtHEVCParam extended buffer is absent or PicWidthInLumaSamples/PicHeightInLumaSamples values are zeros, crop size will represent size of coded picture.

Frame rate

• mfxFrameInfo::FrameRateExtN/FrameRateExtD - In contrast to the rest of the SDK encoders, frame rate for interlace HEVC content should be specified in fields. For example, 60 means 60 fields per seconds or 30 field pairs.

Note that for VPP field weaving/splitting filters, frame rate is specified in field pairs, i.e. should be the same for input and output.

GOP structure

The following GOP structures are supported for encoding in display order:

- low delay IPPP with and without mfxExtCodingOption3::GPB.
- reference and non-reference B.
- P- and B- pyramids mfxExtCodingOption3::PRefType and mfxExtCodingOption2::BRefType.

Note, GopPicSize, GopRefDist and IdrInterval are specified in field pairs.

Number of reference frames

• mfxVideoParam::mfxInfoMFX::NumRefFrame - for interlace HEVC DPB size is calculated in fields.

Asynchronous processing

mfxVideoParam:: AsyncDepth - any valid value.

Picture timing SEI

PT SEI is controlled by mfxExtCodingOption::PicTimingSEI:

- MFX CODINGOPTION OFF PT SEI is not inserted.
- MFX CODINGOPTION UNKNOWN PT SEI inserted if field coding is enabled or HRD is enabled.
- MFX CODINGOPTION ON- PT SEI is always inserted.

Runtime behavior

During runtime application can change the following parameters:

Picture structure

Supported picture structures are listed below. This value will be written in PT SEI and used to build reference lists. Application must set valid PS for each surface. If mfxFrameSurface1::mfxFrameInfo::PicStruct is zero for a particular surface then encode will internally use MFX_PICSTRUCT_FIELD_TOP or MFX_PICSTRUCT_FIELD_BOTTOM for that surface depending on initialization picture structure and expected field polarity, no error or warning will be returned to application.

- MFX PICSTRUCT FIELD TOP corresponds to pic struct = 1 in picture timing SEI.
- MFX PICSTRUCT FIELD BOTTOM corresponds to pic_struct = 2 in picture timing SEI.
- MFX_PICSTRUCT_FIELD_TOP | MFX_PICSTRUCT_FIELD_PAIRED_PREV corresponds to pic struct = 9 in picture timing SEI.
- MFX_PICSTRUCT_FIELD_BOTTOM | MFX_PICSTRUCT_FIELD_PAIRED_PREV corresponds to pic struct = 10 in picture timing SEI.
- MFX_PICSTRUCT_FIELD_TOP | MFX_PICSTRUCT_FIELD_PAIRED_NEXT corresponds to pic struct = 11 in picture timing SEI.
- MFX_PICSTRUCT_FIELD_BOTTOM | MFX_PICSTRUCT_FIELD_PAIRED_NEXT corresponds to pic struct = 12 in picture timing SEI.

Field order

There is no limitation on field polarity order. Any field, top or bottom, may be skipped or repeated.

Gaps in frame order

If encoder works in display order then <code>mfxFrameData::FrameOrder</code> is ignored. In encoding order it has to be specified and niether gaps nor repeating in it are allowed. I.e. frame numbers in display order (before an application reorders them) should monotonically increase. If a gap is present, encoder behavior is undefined.

Picture size

If input surface size is bigger than field size specified during initialization or reset, then encoder encodes the specified part of it. If smaller, then encoder returns an error.

Display order vs. encoding order

Both display and encoding orders are supported.

Picture type

Picture type can be changed in both display and encoding order via mfxEncodeCtrl::FrameType. For display order only forced IDR frames are supported, for encoding order the following combinations of types can be used: Mfx_frameType_I/P/B and Mfx_frameType_IDR with and w/o bit-ORed Mfx_frameType_Ref. Second field types Mfx_frameType_xI/xP/xB, Mfx_frameType_xIDR and Mfx_frameType_xIDR and encoder returns an error if application uses them.


Scene change

Forced IDR picture can be used to process scene change. Any picture can be forced to an IDR including the second field of a field pair.

Reference lists management

Display order

In display order encoder builds reference lists according to field polarity. On the first step, encoder populates a reference list by all fields from DPB according to temporal (POC) distance. Closest fields are located at lower reference indexes. On the second step, encoder truncates lists to the number of active references. On third step, encoder checks and corrects field polarity if necessary. If a number of reference fields is odd, i.e. only one field from field pair has been included in the list, encoder replaces it by the field of the same polarity as current encoded field. An example is shown below:



For P-pyramid two closest reference fields are followed by closest strong references.

Encoding order

In encoding order application can modify default reference lists by using mfxExtAVCRefLists and mfxExtAVCRefListCtrl structures. PicStruct field in these structures is ignored and mfxFrameSurfacel::mfxFrameInfo::PicStruct is used instead. If mfxExtCodingOption3::GPB is ON then a P frame is internally converted to B frame and the L1 active reference list is copied from the L0 list. Pictures are distinguished by FrameOrder. If a specified reference is absent in internal DPB, it is skipped. If all frames are absent then a default reference list is used. There is no way in current implementation to modify internal DPB. SDK HEVC encoder uses the following rules to build DPB:

- All pictures are removed from DPB on IDR frames.
- In non-P-pyramid configurations encoder follows a regular sliding window process to update DPB. The short-term reference pictures are stored in a first-in, first-out order so that short-term pictures with most recent POC are kept in DPB.
- See description of PRefType::MFX P REF PYRAMID for P-pyramid cases in the SDK manual.
- On the first trailing picture of an associated particular IRAP picture, encoder removes all frames from DPB which preced the IRAP in display or encoded order.

Bitrate control

Only three bitrate control algorithms are supported MFX RATECONTROL CQP, MFX RATECONTROL VBR and MFX RATECONTROL CBR. MFX RATECONTROL VBR and MFX RATECONTROL CBR are software based bitrate controls. To enable them use mfxExtCodingOption2::ExtBRC=MFX CODINGOPTION ON flag without mfxExtBRC extended buffer. **HRD** conformance supported and controlled Two mfxExtCodingOption::NalHrdConformance. flags mfxExtCodingOption::VuiValHrdParameters and mfxExtCodingOption::VuiValHrdParameters HRD information is written in bitstream.mfxInfoMFX::TargetKbps and mfxInfoMFX::BufferSizeInKB can be changed dynamically without key frame insertion, even at the middle of a field pair if HRD is disabled. If HRD is enabled then MFXVideoENCODE Reset function should be used for the change.

Reset behavior

Reset behavior is similar to progressive content encoding. Reset can be used to change frame size to any size not exceeding the initialization size. Any valid crop can be set through reset call. Some BRC parameters can be changed as described in bitrate control paragraph.

Legal Information

THIS DOCUMENT CONTAINS INFORMATION ON PRODUCTS IN THE DESIGN PHASE OF DEVELOPMENT.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

The products and services described may contain defects or errors known as errata which may cause deviations from published specifications. Current characterized errata are available on request. Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting www.intel.com/design/literature.htm.

MPEG is an international standard for video compression/decompression promoted by ISO. Implementations of MPEG CODECs, or MPEG enabled platforms may require licenses from various entities, including Intel Corporation.

VP8 video codec is a high quality royalty free, open source codec deployed on millions of computers and devices worldwide. Implementations of VP8 CODECs, or VP8 enabled platforms may require licenses from various entities, including Intel Corporation.

Intel, the Intel logo, Intel Core, Iris, Intel HD Graphics, Intel Xeon are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others

© Intel Corporation.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel.

Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

Attributions

Safe C Library Copyright (C) 2012, 2013 Cisco Systems

All rights reserved.

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.