CSE 31 Computer Organization

Lecture 23 – CPU Design (2)

Announcement

- No lab this week
 - Project #1 grading during lab
- HW #7 at zyBooks
 - Due Monday(12/10) at 11:59pm
- Project #2
 - Due Monday (12/3)
 - Don't start late, you won't have time!
- Course evaluation online
 - Fill out by 12/6 (Thursday)
- Reading assignment
 - Chapter 5.7 5.11 of zyBooks (Reading Assignment #6)
 - Make sure to do the Participation Activities
 - Due Wednesday (12/5)


Announcement

- Final Exam
 - 12/11 (Tuesday), 11:30 2:30pm
 - Cover all
 - Practice exam in CatCourses
 - Closed book
 - 2 sheet of note (8.5" x 11")
 - MIPS reference sheet will be provided
 - Review: 12/10 (Monday) 1-3pm, COB 113

Review


- CPU design involves Datapath, Control
 - Datapath in MIPS involves 5 CPU stages
 - 1. Instruction Fetch
 - 2. Instruction Decode & Register Read
 - 3. ALU (Execute)
 - 4. Memory
 - 5. Register Write

Generic Steps of Datapath




How do we handle the different register usage between r-type and i-type instructions?


Data Multiplexor (mux) (2-to-1, n-bits)



4-to-1 Multiplexor?




A zoomed in version of RegFile and ALU




Operations with Immediate

R[rt] = R[rs] op ZeroExt[imm16]]




Operations with Immediate

R[rt] = R[rs] op ZeroExt[imm16]]



Load Memory

- R[rt] = Mem[R[rs] + SignExt[imm16]]
- ▶ Example: lw rt, rs, imm16



Do we store the result of ALU?


0

What is the result of ALU for?

We need to add a memory unit!


Load Memory

R[rt] = Mem[R[rs] + SignExt[imm16]]




Store Memory

Mem[R[rs] + SignExt[imm16]] = R[rt]




Store Memory

Mem[R[rs] + SignExt[imm16]] = R[rt]




Datapath for Branch Operations


beq rs, rt, imm16



Single Cycle Datapath




Abstract View of the Implementation



A Single Cycle Datapath

We have everything except <u>control</u> <u>signals</u>




Meaning of the Control Signals

```
▶ nPC_sel: "+4": 0 \Rightarrow PC \leftarrow PC + 4

"br": 1 \Rightarrow PC \leftarrow PC + 4 + \{SignExt(Im16), 00\}

"n"=next
```

Later in lecture: higher-level connection between mux and branch condition



Meaning of the Control Signals

ExtOp: "zero", "sign"

▶ ALUsrc: $0 \Rightarrow \text{regB}$;

 $1 \Rightarrow immed$


ALUctr: "ADD", "SUB", "OR"

MemWr: 1 ⇒ write memory


MemtoReg: 0 ⇒ ALU; 1 ⇒ Mem

RegDst: $0 \Rightarrow$ "rt"; $1 \Rightarrow$ "rd"

RegWr: 1 ⇒ write register



The Add Instruction




add rd, rs, rt


- MEM[PC] Fetch the instruction from memory
- R[rd] = R[rs] + R[rt] The actual operation
- PC = PC + 4 Calculate the next instruction's address

Instruction Fetch Unit start of Add

Fetch the instruction from Instruction memory:




The Single Cycle Datapath during Add



Instruction Fetch Unit end of Add


- PC = PC + 4
 - This is the same for all instructions except: Branch and Jump



Single Cycle Datapath for Ori

16


ExtOp=




ALUSrc=


Memory

Single Cycle Datapath for Ori







Single Cycle Datapath for LW




R[rt] = Data Memory {R[rs] + SignExt[imm16]}




Single Cycle Datapath for LW




R[rt] = Data Memory {R[rs] + SignExt[imm16]}




Single Cycle Datapath for SW



Data Memory {R[rs] + SignExt[imm16]} = R[rt]



Single Cycle Datapath for SW



Data Memory {R[rs] + SignExt[imm16]} = R[rt]

