CSE 31 Computer Organization

Lecture 21 – Caches (3)

Announcement

- No lab this week
 - Project #1 grading during lab
- HW #6 out at CatCourses (not zyBooks)
 - Due Monday (11/26) at 11:59pm
- Project #2 out Friday
 - Due Monday (12/3)
 - Don't start late, you won't have time!
- Reading assignment
 - Chapter 5.1 5.6 of zyBooks (Reading Assignment #6)
 - Make sure to do the Participation Activities
 - Due Monday (11/26)

Direct Mapped Cache

Consider the main memory word reference string

Start with an empty cache - all blocks initially marked as not valid

0 1 2 3 4 3 4 15

0000 0001 0010 0011 0100 0011 0100 1111

0 miss

00	Mem(0)

1 miss

00	Mem(0)
00	Mem(1)

2 miss

00	Mem(0)
00	Mem(1)
00	Mem(2)

3 miss

00	Mem(0)
00	Mem(1)
00	Mem(2)
00	Mem(3)

4 miss

Ω1	1
90	Mem(0)
00	Mem(1)
00	Mem(2)
00	Mem(3)

3 hit

01	Mem(4)
00	Mem(1)
00	Mem(2)
00	Mem(3)

4 hit

01	Mem(4)
00	Mem(1)
00	Mem(2)
00	Mem(3)

15 miss

01	Mam(4)
OT_	Mem(4)
00	Mem(1)
00	Mem(2)
60	Mem(3)
11	15

• 8 requests, 6 misses

Taking Advantage of Spatial Locality

Let cache block hold more than one word

Start with an empty cache - all blocks initially marked as not valid

0 1 2 3 4 3 4 15

0 miss

00	Mem(1)	Mem(0)

1 hit

00	Mem(1)	Mem(0)

2 miss

00	Mem(1)	Mem(0)
00	Mem(3)	Mem(2)

3 hit

00	Mem(1)	Mem(0)
00	Mem(3)	Mem(2)

01

	5	4
8	Mem(1)	Mem(0)
00	Mem(3)	Mem(2)

3

hit

01	Mem(5)	Mem(4)		
00	Mem(3)	Mem(2)		

4 hit

01	Mem(5)	Mem(4)		
00	Mem(3)	Mem(2)		


15

miss

11	01	Mem(5)	Mem(4)
	00	Mem(3)	Mem(2)
		15	14

8 requests, 4 misses

Miss Rate vs Block Size vs Cache Size



Miss rate goes up if the block size becomes a significant fraction of the cache size because the number of blocks that can be held in the same size cache is smaller (increasing capacity misses)

Average Memory Access Time (AMAT)

Average Memory Access Time (AMAT) is the average to access memory considering both hits and misses

AMAT = Time for a hit + Miss rate x Miss penalty

What is the AMAT for a processor with a 200 psec clock, a miss penalty of 50 clock cycles, a miss rate of 0.02 misses per instruction and a cache access time of 1 clock cycle?

> $1 + 0.02 \times 50 = 2$ clock cycles Or $2 \times 200 = 400$ psecs

- Potential impact of much larger cache on AMAT?
 - 1) Lower Miss rate
 - 2) Longer Access time (Hit time): smaller is faster

At some point, increase in hit time for a larger cache may overcome the improvement in hit rate, yielding a decrease in performance

Block Size Tradeoff (1/3)

- Benefits of Larger Block Size
 - Spatial Locality: if we access a given word, we're likely to access other nearby words soon
 - Very applicable with Stored-Program Concept: if we execute a given instruction, it's likely that we'll execute the next few as well
 - Works nicely in sequential array accesses too

Block Size Tradeoff (2/3)

- Drawbacks of Larger Block Size
 - Larger block size means larger miss penalty
 - on a miss, takes longer time to load a new block from next level
 - If block size is too big relative to cache size, then there are too few blocks
 - Result: miss rate goes up
- In general, minimize
 - Average Memory Access Time (AMAT)
 - = Hit Time + Miss Penalty x Miss Rate

Block Size Tradeoff (3/3)

- Hit Time
 - time to find and retrieve data from current level cache
- Miss Penalty
 - average time to retrieve data on a current level miss (includes the possibility of misses on successive levels of memory hierarchy)
- Hit Rate
 - % of requests that are found in current level cache
- Miss Rate
 - 1 Hit Rate


Extreme Example: One Big Block


Valid Bit Tag Cache Data

B3 B2 B1 B0

- Cache Size = 4 bytes
 Block Size = 4 bytes
 - Only ONE entry (row) in the cache!
- If item accessed, likely accessed again soon
 - But unlikely will be accessed again immediately!
- The next access will likely to be a miss again
 - Continually loading data into the cache but discard data (force out) before use it again
 - Nightmare for cache designer: Ping Pong Effect

Block Size Tradeoff Conclusions





What to do on a write hit?

- Write-through
 - update the word in cache block and corresponding word in memory
- Write-back
 - update word in cache block
 - allow memory word to be "stale"
 - add 'dirty' bit to each block indicating that memory needs to be updated when block is replaced
 - OS flushes cache before I/O...
- Performance trade-offs?

Types of Cache Misses (1/2)

- "Three Cs" Model of Misses
- ▶ 1st C: Compulsory Misses
 - occur when a program is first started
 - cache does not contain any of that program's data yet, so misses are bound to occur
 - can't be avoided easily, so won't focus on these in this course

Types of Cache Misses (2/2)


- ▶ 2nd C: Conflict Misses
 - miss that occurs because two distinct memory addresses map to the same cache location
 - two blocks (which happen to map to the same location) can keep overwriting each other
 - big problem in direct-mapped caches
 - how do we lessen the effect of these?
- Dealing with Conflict Misses
 - Solution 1: Make the cache size bigger
 - Fails at some point
 - Solution 2: Multiple distinct blocks can fit in the same cache Index
 - How????

Fully Associative Cache (1/3)

- Memory address fields:
 - Tag: same as before
 - Offset: same as before
 - Index: non-existant
- What does this mean?
 - no "rows": any block can go anywhere in the cache
 - must compare with all tags in entire cache to see if data is there

Fully Associative Cache (2/3)

Fully Associative Cache (e.g., 32 B block)




Fully Associative Cache (3/3)

- Benefit of Fully Assoc. Cache
 - No Conflict Misses (since data can go anywhere)
- Drawbacks of Fully Assoc. Cache
 - Need hardware comparator for every single entry: if we have a 64KB of data in cache with 4B entries, we need 16K comparators: infeasibly high cost

N-Way Set Associative Cache (1/3)

- Memory address fields:
 - Tag: same as before
 - Offset: same as before
 - Index: points us to the correct "row" (called a set in this case)
- So what's the difference?
 - each set contains multiple blocks
 - once we've found correct set, must compare with all tags in that set to find our data
 - Hybrid of direct-maped and fully associative

Associative Cache Example




N-Way Set Associative Cache (2/3)

- Basic Idea
 - cache is direct-mapped w/respect to sets
 - each set is fully associative with N blocks in it
- Given memory address:
 - Find correct set using Index value.
 - Compare Tag with all Tag values in the determined set.
 - If a match occurs, hit!, otherwise a miss.
 - Finally, use the offset field as usual to find the desired data within the block.

N-Way Set Associative Cache (3/3)

- What's so great about this?
 - even a 2-way set assoc. cache avoids a lot of conflict misses
 - hardware cost isn't that bad: only need N comparators
- In fact, for a cache with M blocks,
 - it's Direct-Mapped if it's 1-way set assoc.
 - it's Fully Assoc if it's M-way set assoc.
 - so these two are just special cases of the more general set associative design

4-Way Set Associative Cache Circuit



Block Replacement Policy

Direct-Mapped Cache

 index completely specifies position which position a block can go in on a miss

▶ N-Way Set Assoc.

 index specifies a set, but block can occupy any position within the set on a miss

Fully Associative

block can be written into any position

Question: if we have the choice, where should we write an incoming block?

- If there are any locations with valid bit off (empty), then usually write the new block into the first one.
- If all possible locations already have a valid block, we must pick a replacement policy: rule by which we determine which block gets "cached out" on a miss.

Block Replacement Policy: LRU

- LRU (Least Recently Used)
 - Idea: cache out block which has been accessed (read or write)
 least recently
 - Pro: temporal locality → recent past use implies likely future use: in fact, this is a very effective policy
 - Con: with 2-way set assoc, easy to keep track (one LRU bit);
 with 4-way or greater, requires complicated hardware and much time to keep track of this

Block Replacement Example

We have a 2-way set associative cache with a four word total capacity and one word blocks. We perform the following word accesses (ignore bytes for this problem):

How many hits and how many misses will there be for the LRU block replacement policy?

Block Replacement Example: LRU

0: miss, bring into set 0 (loc 0)

2: miss, bring into set 0 (loc 1)


Addresses 0, 2, 0, 1, 4, 0, ...

1: miss, bring into set 1 (loc 0)

4: miss, bring into set 0 (loc 1, replace 2)

0: <u>hit</u>

0: <u>hit</u>




Big Idea

- How to choose between associativity, block size, replacement & write policy?
- Design against a performance model
 - Minimize: Average Memory Access Time
 - = Hit Time + Miss Penalty x Miss Rate
 - Influenced by technology & program behavior
- Create the illusion of a memory that is large, cheap, and fast - on average
- How can we improve miss penalty?

Improving Miss Penalty

- When caches first became popular, Miss Penalty
 ~ 10 processor clock cycles
- Today 2400 MHz Processor (0.4 ns per clock cycle) and 80 ns to go to DRAM
 - ~ 200 processor clock cycles!



Solution: another cache between memory and the processor cache: Second Level (L2) Cache

Summary

- Principle of Locality for Computer Memory
- Hierarchy of Memories (speed/size/cost per bit) to Exploit Locality
- Cache copy of data lower level in memory hierarchy
- Direct Mapped to find block in cache using Tag field and Valid bit for Hit
- Larger caches reduce Miss rate via Temporal and Spatial Locality, but can increase Hit time
- Larger blocks to reduces Miss rate via Spatial Locality, but increase Miss penalty
- ▶ AMAT helps balance Hit time, Miss rate, Miss penalty

Quiz

- 1. A 2-way set-associative cache can be outperformed by a direct-mapped cache.
- 2. Larger block size == lower miss rate

12

- a) FF
- b) FT
- c) TF
- d) TT

Quiz

- 1. A 2-way set-associative cache can be outperformed by a direct-mapped cache.
- 2. Larger block size == lower miss rate

12

- a) FF
- b) FT
- c) TF
- d) TT

HW #6

Address Bits	Cache Size	Block Size	Associativity	Tag Bits	Index Bits	Offset Bits	Bits Per Row
16	4KB	4B	1				
16	32KB	8B	4				

HW #6

Address Bits	Cache Size	Block Size	Associativity	Tag Bits	Index Bits	Offset Bits	Bits Per Row
16	4KB	4B	1	4	10	2	38
16	32KB	8B	4	3	10	3	69