General Instructions

- You can download all required source files, that are provided as starting points for the following exercises, from the course website.
- Each group should submit a zip (or tar.gz) file containing all the necessary source code files via the course website.
- Each group should submit a report, written in French or English, in the **PDF** file format via the course website.
- Each student has to be member of a group, where groups should generally consist of 3 students.

1 MIPS Instruction Set

Aims: Understand the instruction set architecture and encoding of the MIPS processor.

Consider the following MIPS program represented the binary code of a simple function:

```
0:
     1080000d
     0000000
4:
8:
     80850000
     00000000
c:
10: 10a00007
14:
     00001025
18: 24840001
1c:
     38a30020
     80850000
20:
24:
     0003182b
28:
     14a0fffb
2c:
     00431021
30:
     03e00008
34:
     0000000
38:
     03e00008
     2402ffff
3c:
```

- Use the attached cheat sheet (at the end of the assignment) in order to determine which MIPS instructions appear in the program. Determine the instruction format for each instruction.
- Determine the operands for each instruction. For registers determine both, the register number and the symbolic register name.
- There are conditional branches in the function. Determine to which instructions they branch.
- What is the function actually doing? What is its return value?

2 MIPS Tool Chain

Aims: Understand the interplay between compiler and computer architecture.

- Write a C program matching the program from above.
- Compile the program using the MIPS compiler installed on the lab machines using the following command line:

```
mips-linux-gnu-gcc -mips1 -c -g -o mips-prog.o <input-file>
```

• Disassemble the compiled program (mips-prog.o) with the objdump tool using the following command line:

```
mips-linux-gnu-objdump -d mips-prog.o
```

- Compare the resulting assembly code obtained from the objdump tool with the code from above. Explain why the code looks so differently? The code contains many lw instructions that use the register s8. What is the purpose of register s8? What are these memory access instructions doing?
- Try to change the compiler options (enable/disable optimizations using the option -00, -0, or -03) and see how this changes the code that you can see using the objdump tool.

3 MIPS Architecture

Aims: Understand MIPS program execution on a pipelined processor.

For the following exercises assume a MIPS implementation as discussed in the lecture:

- The pipeline consists of 5 stages (IF, ID, EX, MEM, WB).
- Registers are read in the ID stage and written in the WB stage.
- Memory accesses are performed in the MEM stage.
 - The address computation is performed in the EX stage.
 - Assume that memory accesses take two cycle in the MEM stage, i.e., every memory access induces a stall cycle.
 - Data hazards between a memory load (in the MEM stage) and another instruction immediately using its results (in the EX stage) are ignored by the processor.
- Branches are performed in the EX stage.
 - The instruction following a branch is executed and never flushed.
 - The second instruction after a branch is flushed if the branch is taken.
- For arithmetic instructions forwarding is performed as explained in the lecture.

3.1 Program Flow

• Given the program from Question 1, provide a list of instructions that are executed along with a brief explanation of the processor/program state.

Assume that the program starts with the following initial processor state:

- Register a0 has the value 0x200.
- All other registers have the value zero (0x0).
- The memory contents at the address range 0x200 through 0x203 is given as follows:

| Address | Value |
|---------|-------|
| 0x200 | 0x61 |
| 0x201 | 0x20 |
| 0x202 | 0x62 |
| 0x203 | 0x0 |

All other memory cells have a value of zero (0x0).

Provide a full list of instructions until the function terminates by executing a jr instruction. You can follow the example below:

| PC | In | structi | ion | a0 | a1 | v0 | v1 | Explanation |
|-----|------|---------|-------|-------|-----|-----|-----|---|
| 0x0 | beqz | a0, | 0x38 | 0x200 | 0x0 | 0x0 | 0x0 | Check if register a0 is zero; result: false (non-taken) |
| 0x4 | nop | | | 0x200 | 0x0 | 0x0 | 0x0 | No change |
| 0x8 | lb | a1,0 | 0(a0) | | | | | ••• |
| | | | | | | | | |

3.2 Pipeline Diagram

• Draw a pipeline diagram showing all the instructions executed by the function as determined above. Assume a processor implementation as described above. Highlight all forms of hazards that occur and graphically distinguish resolution mechanisms (e.g., forwarding, stalls, flushing).

4 Processor Design

Aims: Explain and understand the instruction set of a processor and its implementation using a simple pipeline.

4.1 Instruction Set Architecture

Describe the instruction set and the binary representation of the instructions of a simple processor. Your processor should respect the following list of characteristics:

- All instructions should be encoded in 16 bits. Apart from the instruction width, you are free to define the binary format yourself.
- Your processor should have 16 registers, i.e., encoding a register operand requires 4-bits. Assume that each register is 32-bit wide.
- The PC of your processor should be 32-bit wide.
- Your processor has separate instruction and data memories.
- Define at least three different arithmetic/logic instructions operating on 3 register operands (reading 2 registers and writing 1).
- Define an instruction to read an 8-bit value from data memory (load). The instruction should take two register operands (reading 1 and writing 1) and a 5-bit immediate operand. The address used to access the memory is derived by adding the value of the read register to the immediate.
- Define an instruction to write an 8-bit value to data memory (store). The instruction should take two register operands (reading 2) and a 5-bit immediate operand. The address computation is the same as for loads.
- Define an instruction to copy an immediate value into a register. You may chose whether the value is sign-extended or not.
- Define a conditional branch instruction having 1 register operand (read) and a signed 10-bit immediate operand. The branch is taken when the the register operand is non-zero. The new PC value is then computed as follows: PC_{new} = PC_{old} + imm. Untaken branches simply continue straight.
- Define an unconditional jump instruction having 1 register operand (read). The new PC value is obtained by copying the register operand's value into the PC register. The jump is always taken.

Using the instruction set you just defined, please complete the following exercises and include your replies in the report:

• Describe each instruction of your processor. Explain what the instruction is doing, how it can be written in human readable form (assembly), and how it is encoded in binary form.

- Group instructions into binary formats, similar to the I-, J-, and R-format discussed for MIPS in the lecture. Illustrate the formats using figures in your report.
- Provide a sequence of instructions in assembly form that allows to load the constant 65534 into a register using the instructions of your processor. Give a short explanation of each instruction and each intermediate result of your code.
- Translate the C-code from Question 1 to corresponding instructions of your processor.
 Assume that the input pointer is provided in the second register of your processor and that the result should be returned in the first register. The return address is similarly provided in register 15. Try to use the instructions of your processor as optimal as possible in order to minimize the number of instructions. There is no need to preserve any register values in your code, i.e., you can overwrite any register if needed.

4.2 Pipelining

Now define the pipeline of your processor, while respecting the following characteristics:

- Your processor should have three pipeline stages: instruction fetch (IF), instruction decode (ID), and execute (EX).
- For arithmetic the three pipeline stages correspond, except for minor differences, to the pipeline stages of the MIPS processor discussed in the lecture.
- Memory accesses are, however, different. Since no address computation is needed (the address is simply the value of a register operand), the memory access can be executed in the EX stage.
- Conditional branches and unconditional jumps should be executed in the ID stage. Taken branches/jumps thus have to flush a single instructions in the IF stage only.
- Assume that the processor registers are written at the beginning of the EX stage and read
 at the end of the ID stage, i.e., values written in the EX stage are immediately available
 in the ID stage.

Using the instruction set of your processor from the previous exercise and your pipeline design, please complete the following exercises and include your replies in the report:

- Draw a diagram of your processor's design. Use registers, pipeline registers, multiplexers, ALUs, ..., as you need them. You can ignore the logic needed to flushing the IF stages for conditional branches. Describe relevant parts of the diagram.
- Which kinds of hazards (data, control, or structural) can you encounter for your processor? Explain under which circumstances these hazards occur. How are these hazards resolved?
- Does your processor need *forwarding* (as discussed in the lecture) for the instructions in the EX stage? What about the conditional branch that is executed in the ID stage? Explain for both cases why it is needed or why it is not needed.

1

1

1

1

1

I

I

1

1

Т

١

I

١

ı

1

1

MIPS Reference Data **CORE INSTRUCTION SET** OPCODE / FUNCT OPERATION (in Verilog) NAME, MNEMONIC (Hex) MAT (1) 0 / 20_{hex} Add add $R \quad R[rd] = R[rs] + R[rt]$ (1,2)8_{hex} Add Immediate addi I R[rt] = R[rs] + SignExtImm 9_{hex} R[rt] = R[rs] + SignExtImmAdd Imm. Unsigned addiu 0 / 21_{hex} Add Unsigned addu R R[rd] = R[rs] + R[rt]0 / 24_{hex} R[rd] = R[rs] & R[rt]And and R[rt] = R[rs] & ZeroExtImm And Immediate andi chex if(R[rs]==R[rt])Branch On Equal PC=PC+4+BranchAddr (4) if(R[rs]!=R[rt])Branch On Not Equal bne 5_{hex} PC=PC+4+BranchAddr (4) J 2_{hex} PC=JumpAddr (5) Jump Jump And Link jal R[31]=PC+8;PC=JumpAddr (5) 3_{hex} 0 / 08_{hex} Jump Register jr R PC=R[rs] $R[rt] = \{24'b0, M[R[rs]]$ Load Byte Unsigned 1bu 24_{hex} I +SignExtImm](7:0)} (2) $R[rt] = \{16^{\circ}b0, M[R[rs]]$ Load Halfword 25_{hex} 1hu +SignExtImm](15:0)} (2) Unsigned 30_{hex} Load Linked 11 R[rt] = M[R[rs] + SignExtImm](2,7)Load Upper Imm. Ι $R[rt] = \{imm, 16'b0\}$ fhex 23_{hex} Load Word R[rt] = M[R[rs] + SignExtImm](2) lw I $R[rd] = \sim (R[rs] \mid R[rt])$ 0 / 27_{hex} Nor R nor 0 / 25_{hex} Or or R $R[rd] = R[rs] \mid R[rt]$ Or Immediate ori I R[rt] = R[rs] | ZeroExtImmdhex 0 / 2a_{hex} R[rd] = (R[rs] < R[rt]) ? 1 : 0Set Less Than slt R[rt] = (R[rs] < SignExtImm)? 1 : 0 (2)Set Less Than Imm. slti I a_{hex} Set Less Than Imm. R[rt] = (R[rs] < SignExtImm)sltiu b_{hex} Unsigned ?1:0 (2,6)(6) $0/2b_{hex}$ Set Less Than Unsig. sltu R R[rd] = (R[rs] < R[rt]) ? 1 : 00 / 00_{hex} Shift Left Logical sll R $R[rd] = R[rt] \ll shamt$ 0 / 02_{hex} Shift Right Logical R R[rd] = R[rt] >>> shamtsrl M[R[rs]+SignExtImm](7:0) =28_{hex} Store Byte sb (2) R[rt](7:0)M[R[rs]+SignExtImm] = R[rt];Store Conditional 38_{hex} sc (2,7)R[rt] = (atomic) ? 1 : 0M[R[rs]+SignExtImm](15:0) =29_{hex} Store Halfword sh (2) R[rt](15:0) 2b_{hex} Store Word I M[R[rs]+SignExtImm] = R[rt](2) (1) 0/22_{hex} R R[rd] = R[rs] - R[rt]Subtract sub R R[rd] = R[rs] - R[rt]0 / 23_{hex} Subtract Unsigned subu (1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic BASIC INSTRUCTION FORMATS rd shamt funct opcode opcode immediate opcode

1

| ARITHMETIC COF | RE INS | TRU | CTION SET (2) | OPCODE |
|-----------------------------|--------|------|---|-----------|
| | | | • | FMT/FT |
| | | FOR- | | / FUNCT |
| NAME, MNEMO | NIC | MAT | OPERATION | (Hex) |
| Branch On FP True | bclt | FI | if(FPcond)PC=PC+4+BranchAddr (4) | 11/8/1/ |
| Branch On FP False | bc1f | FI | if(!FPcond)PC=PC+4+BranchAddr(4) | 11/8/0/ |
| Divide | div | R | Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] | 0//-1a |
| Divide Unsigned | divu | R | Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6) | 0///1b |
| FP Add Single | add.s | FR | F[fd] = F[fs] + F[ft] | 11/10//0 |
| FP Add | add.d | FR | ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$ | 11/11//0 |
| Double | add.d | rĸ | {F[ft],F[ft+1]} | 11/11//0 |
| FP Compare Single | c.x.s* | FR | FPcond = (F[fs] op F[ft]) ? 1 : 0 | 11/10//y |
| FP Compare | c.r.d* | FR | $FPcond = ({F[fs],F[fs+1]}) op$ | 11/11//y |
| Double | CHICA | | $\{F[ft],F[ft+1]\}\)?1:0$ | 11/11/-/ |
| | | | ==, <, or <=) (y is 32, 3c, or 3e) | 11/10/ /2 |
| | div.s | FR | F[fd] = F[fs] / F[ft] | 11/10//3 |
| FP Divide | div.d | FR | ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$ | 11/11//3 |
| Double | | - | {F[ft],F[ft+1]} | 11/10/ /2 |
| FP Multiply Single | mul.s | FR | F[fd] = F[fs] * F[ft] | 11/10//2 |
| FP Multiply | mul.d | FR | ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$ | 11/11//2 |
| Double | | ED | {F[ft],F[ft+1]} | 11/10//1 |
| | sub.s | FR | F[fd]=F[fs] - F[ft] | 11/10//1 |
| FP Subtract | sub.d | FR | ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$ | 11/11//1 |
| Double | T1 | I | $\{F[ft],F[ft+1]\}$ F[rt]=M[R[rs]+SignExtImm] (2) | 31// |
| Load FP Single Load FP | lwc1 | 1 | | |
| Double | ldc1 | I | F[rt]=M[R[rs]+SignExtImm]; (2) F[rt+1]=M[R[rs]+SignExtImm+4] | 35// |
| Move From Hi | mfhi | R | R[rd] = Hi | 0 ///10 |
| Move From Lo | mflo | R | R[rd] = Lo | 0 ///12 |
| Move From Control | | R | R[rd] = CR[rs] | 10 /0//0 |
| Multiply | mult | R | $\{Hi,Lo\} = R[rs] * R[rt]$ | 0///18 |
| 1 . | multu | R | $\{Hi,Lo\} = R[rs] * R[rt]$ $\{Hi,Lo\} = R[rs] * R[rt] $ (6) | |
| Shift Right Arith. | | R | R[rd] = R[rt] >> shamt | 0///3 |
| | sra | | | |
| Store FP Single Store FP | swc1 | I | | E333 A R |
| Double | sdc1 | I | M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImm+4] = F[rt+1] | 3d// |
| Double | | | M[K[15] - 5IghEXHIIIIT+4] - F[H+1] | |
| FLOATING-POINT | INSTI | RUC | TION FORMATS | |

FR opcode fmt ft

| FR | opcode | | | fmt | | ft | fs | | fd | | funct |
|----|--------|--------|----|-----|----|----|----|----|------|--------|-------|
| | 31 | 26 | 25 | 21 | 20 | 16 | 15 | 11 | 10 | 6 5 | 0 |
| FI | | opcode | | fmt | | ft | | | imme | ediate | |
| | 31 | 20 | 25 | 21 | 20 | 16 | 15 | | | | 0 |

PSEUDOINSTRUCTION SET

| NAME | MNEMONIC | OPERATION |
|------------------------------|-----------------|----------------------------------|
| Branch Less Than | blt | if(R[rs] < R[rt]) PC = Label |
| Branch Greater Than | bgt | if(R[rs]>R[rt]) PC = Label |
| Branch Less Than or Equal | ble | $if(R[rs] \le R[rt]) PC = Label$ |
| Branch Greater Than or Equal | bge | $if(R[rs] \ge R[rt]) PC = Label$ |
| Load Immediate | li | R[rd] = immediate |
| Move | move | R[rd] = R[rs] |

REGISTER NAME, NUMBER, USE, CALL CONVENTION

| NAME | NUMBER | USE | PRESERVEDACROSS A CALL? |
|---------------|--------|--|----------------------------|
| Szero 0 | | The Constant Value 0 | N.A. |
| \$at 1 | | Assembler Temporary | No |
| \$v0-\$v1 2-3 | | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |

© 2014 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 5th ed.


| MIPS | (1) MIPS | (2) MIPS | | | | Hexa- | ASCII | | Hexa- | ASCI |
|---------|----------|--------------------------|----|------|-------|-------|-------|-------|-------|-------|
| opcode | funct | funct | D: | | Deci- | deci- | Char- | Deci- | deci- | |
| | | | DI | nary | mal | | | mal | | Char- |
| 31:26) | (5:0) | (5:0) | 00 | 0000 | 0 | mal | acter | 64 | mal | acter |
| (1) | sll | add.f | | 0000 | 0 | 0 | NUL | 64 | 40 | @ |
| | | sub.f | | 0001 | 1 | 1 | SOH | 65 | 41 | A |
| j | srl | mul.f | | 0010 | 2 | 2 | STX | 66 | 42 | В |
| jal | sra | div.f | | 0011 | 3 | 3 | ETX | 67 | 43 | C |
| beq | sllv | sqrt.f | | 0100 | 4 | 4 | EOT | 68 | 44 | D |
| bne | | abs.f | | 0101 | 5 | 5 | ENQ | 69 | 45 | E |
| blez | srlv | mov.f | | 0110 | 6 | 6 | ACK | 70 | 46 | F |
| bgtz | srav | $\operatorname{neg} f$ | | 0111 | 7 | 7 | BEL | 71 | 47 | G |
| addi | jr | | | 1000 | 8 | 8 | BS | 72 | 48 | Н |
| addiu | jalr | | | 1001 | 9 | 9 | HT | 73 | 49 | I |
| slti | movz | | | 1010 | 10 | a | LF | 74 | 4a | J |
| sltiu | movn | | | 1011 | 11 | b | VT | 75 | 4b | K |
| andi | syscall | round.w.f | 00 | 1100 | 12 | С | FF | 76 | 4c | L |
| ori | break | trunc.w.f | 00 | 1101 | 13 | d | CR | 77 | 4d | M |
| xori | | ceil.w.f | 00 | 1110 | 14 | e | SO | 78 | 4e | N |
| lui | sync | floor.w.f | 00 | 1111 | 15 | f | SI | 79 | 4f | O |
| 1000.01 | mfhi | 3 | 01 | 0000 | 16 | 10 | DLE | 80 | 50 | P |
| (2) | mthi | | | 0001 | 17 | 11 | DC1 | 81 | 51 | Q |
| . / | mflo | movz.f | | 0010 | 18 | 12 | DC2 | 82 | 52 | Ř |
| | mtlo | movn.f | | 0011 | 19 | 13 | DC3 | 83 | 53 | S |
| | | y | | 0100 | 20 | 14 | DC4 | 84 | 54 | Ť |
| | | | | 0101 | 21 | 15 | NAK | 85 | 55 | Û |
| | | | | 0110 | 22 | 16 | SYN | 86 | 56 | v |
| | | | | 0111 | 23 | 17 | ETB | 87 | 57 | w |
| | mult | | | 1000 | 24 | 18 | CAN | 88 | 58 | X |
| | multu | | | 1000 | 25 | 19 | EM | 89 | 59 | Y |
| | div | | | 1010 | 26 | la | SUB | 90 | 5a | Z |
| | divu | | | 1010 | 27 | 1b | ESC | 91 | 5b | |
| | aivu | | | 1100 | 28 | | FS | 91 | 5c | _] |
| | | | | | | lc | | | | 1 |
| | | | | 1101 | 29 | 1d | GS | 93 | 5d |] |
| | | | | 1110 | 30 | 1e | RS | 94 | 5e | 1 |
| | | | | 1111 | 31 | 1f | US | 95 | 5f | _ |
| lb | add | cvt.s.f | | 0000 | 32 | 20 | Space | 96 | 60 | |
| lh | addu | $\operatorname{cvt.d} f$ | | 0001 | 33 | 21 | ! | 97 | 61 | a |
| lwl | sub | | | 0010 | 34 | 22 | " | 98 | 62 | b |
| lw | subu | | | 0011 | 35 | 23 | # | 99 | 63 | c |
| lbu | and | cvt.w.f | | 0100 | 36 | 24 | \$ | 100 | 64 | d |
| lhu | or | | | 0101 | 37 | 25 | % | 101 | 65 | e |
| lwr | xor | | 10 | 0110 | 38 | 26 | & | 102 | 66 | f |
| | nor | | 10 | 0111 | 39 | 27 | , | 103 | 67 | g |
| sb | | | 10 | 1000 | 40 | 28 | (| 104 | 68 | h |
| sh | | | | 1001 | 41 | 29 |) | 105 | 69 | i |
| swl | slt | | 10 | 1010 | 42 | 2a | * | 106 | 6a | j |
| SW | sltu | | 10 | 1011 | 43 | 2b | + | 107 | 6b | k |
| | | | | 1100 | 44 | 2c | , | 108 | 6c | Ť |
| | | | | 1101 | 45 | 2d | - | 109 | 6d | m |
| swr | | | | 1110 | 46 | 2e | | 110 | 6e | n |
| cache | | | | 1111 | 47 | 2f | 1 | 111 | 6f | 0 |
| 11 | tge | c.f.f | | 0000 | 48 | 30 | 0 | 112 | 70 | р |
| lwc1 | tgeu | c.un.f | | 0001 | 49 | 31 | 1 | 113 | 71 | q |
| lwc2 | tlt | c.eq.f | | 0010 | 50 | 32 | 2 | 114 | 72 | r |
| pref | tltu | c.ueq.f | | 0011 | 51 | 33 | 3 | 115 | 73 | S |
| brer. | teq | c.ueq.f | | 0100 | 52 | 34 | 4 | 116 | 74 | t |
| ldc1 | red | c.ult.f | | 0100 | 53 | 35 | 5 | 117 | 75 | u |
| | tono | | | 0110 | 54 | 36 | 6 | 118 | 76 | v |
| ldc2 | tne | c.ole.f | | | | | | 10000 | | |
| | | c.ule.f | | 0111 | 55 | 37 | 7 | 119 | 77 | W |
| sc | | c.sf.f | | 1000 | 56 | 38 | 8 | 120 | 78 | X |
| swc1 | | c.ngle.f | | 1001 | 57 | 39 | 9 | 121 | 79 | У |
| swc2 | | c.seq.f | | 1010 | 58 | 3a | : | 122 | 7a | Z |
| | | c.ngl f | | 1011 | 59 | 3b | ; | 123 | 7b | { |
| | | c.lt.f | | 1100 | 60 | 3c | < | 124 | 7c | |
| sdcl | | c.nge.f | 11 | 1101 | 61 | 3d | = | 125 | 7d | } |
| | | | 11 | 1110 | 62 | 3e | > | 126 | 7e | ~ |
| sdc2 | | c.le.f | 11 | 1110 | 02 | 50 | | 120 | 10 | |

⁽¹⁾ opcode(31:26) = 0 (2) opcode(31:26) = 17_{ten} (11_{hex}); if fmt(25:21)= 16_{ten} (10_{hex}) f = s (single); if fmt(25:21)= 17_{ten} (11_{hex}) f = d (double)

IEEE 754 FLOATING-POINT

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent-Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:



4

Object

± 0

± Denorm

NaN

anything ± Fl. Pt. Num.

IEEE 754 Symbols

Fraction

≠0


≠0

Exponent

1 to MAX - 1

MAX

MAX



DATA ALIGNMENT

| | | Doub | le Word | d | | | | | |
|------|------|------|-----------------------|-------------------|------------------------|---------------------------------------|--|--|--|
| Wo | ord | | Word | | | | | | |
| vord | Half | word | Halt | fword | Halfword | | | | |
| Byte | Byte | Byte | Byte | Byte | Byte | Byte | | | |
| | vord | | Word word Halfword | Word Halfword Hal | word Halfword Halfword | Word Word Word Word Halfword Halfword | | | |

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

| CEPTIC | DIN CC | DDES | | | |
|--------|--------|-----------------------------|--------|------|--------------------------|
| Number | Name | Cause of Exception | Number | Name | Cause of Exception |
| 0 | Int | Interrupt (hardware) | 9 | Bp | Breakpoint Exception |
| 4 | AdEL | Address Error Exception | 10 | RI | Reserved Instruction |
| 4 | AUEL | (load or instruction fetch) | 10 | KI | Exception |
| 5 | AdES | Address Error Exception | 11 | CpU | Coprocessor |
| 3 | Auls | (store) | 11 | СРО | Unimplemented |
| 6 | IBE | Bus Error on | 12 | Ov | Arithmetic Overflow |
| U | IDL | Instruction Fetch | 12 | OV | Exception |
| 7 | DBE | Bus Error on | 13 | Tr | Trap |
| | DBL | Load or Store | 13 | 11 | |
| 8 | Sys | Syscall Exception | 15 | FPE | Floating Point Exception |

SIZE PREFIXES

| | PREFIX | SYMBOL | SIZE | PREFIX | SYMBOL | SIZE | PREFIX | SYMBOL | SIZE | PREFIX | SYMBOI |
|------|--------|--------|------|--------|--------|------|--------|--------|------|--------|--------|
| 103 | Kilo- | К | 210 | Kibi- | Ki | 1015 | Peta- | р | 250 | Pebi- | Pi |
| 106 | Mega- | М | 220 | Mebi- | Mi | 1018 | Exa- | Е | 260 | Exbi- | Ei |
| 10° | Giga- | G | 230 | Gibi- | Gi | 1021 | Zetta- | z | 270 | Zebi- | Zi |
| 1012 | Tera- | т | 240 | Tebi- | Ti | 1024 | Yotta- | Y | 280 | Yobi- | Yi |