ARM Instructions

				Atom instructions
		ADD cd S [†]	reg, reg, arg	add
		$\mathtt{SUB}cd\mathtt{S}$	reg, reg, arg	subtract
		$\mathtt{RSB}\mathit{cd}\mathtt{S}$	reg, reg, arg	subtract reversed operands
		$\mathtt{ADC}cd\mathtt{S}$	reg, reg, arg	add both operands and carry flag
	tic	$\mathtt{SBC}cd\mathtt{S}$	$reg,\ reg,\ arg$	subtract both operands and adds carry flag -1
	me	$\mathtt{RSC}cd\mathtt{S}$	reg, reg, arg	reverse subtract both operands and adds carry flag -1
	Arithmetic	$\mathtt{MUL}cd\mathtt{S}$	reg_d, reg_m, reg_s	multiply reg_m and reg_s , places lower 32 bits into reg_d
	Ar	$\mathtt{MLA} cd \mathtt{S}$	$reg_d, reg_m, reg_s, reg_n$	places lower 32 bits of $reg_m \cdot reg_s + reg_n$ into reg_d
		$\mathtt{UMULL} cd \mathtt{S}$	$reg_{lo}, reg_{hi}, reg_m, reg_s$	multiply reg_m and reg_s place 64-bit unsigned result into $\{reg_{hi}, reg_{lo}\}$
			$reg_{lo}, reg_{hi}, reg_m, reg_s$	$\text{place unsigned } \textit{reg}_m \; \cdot \; \textit{reg}_s \; + \; \{\textit{reg}_{hi}, \; \textit{reg}_{lo}\} \; \text{into} \; \{\textit{reg}_{hi}, \; \textit{reg}_{lo}\}$
		$\mathtt{SMULL}cd\mathtt{S}$	$reg_{lo}, reg_{hi}, reg_m, reg_s$	multiply reg_m and reg_s , place 64-bit signed result into $\{reg_{hi}, reg_{lo}\}$
		$\mathtt{SMLAL} cd \mathtt{S}$	$reg_{lo}, reg_{hi}, reg_m, reg_s$	place signed $reg_m + reg_s + \{reg_{hi}, reg_{lo}\}$ into $\{reg_{hi}, reg_{lo}\}$
	<u>م</u>	$\mathtt{AND}cd\mathtt{S}$	reg, reg, arg	bitwise AND
	itwis	$\mathtt{ORR}\mathit{cd}\mathtt{S}$	reg, reg, arg	bitwise OR
	Bitwise logic	$\mathtt{EOR} cd \mathtt{S}$	reg, reg, arg	bitwise exclusive-OR
	щ	$\mathtt{BIC}\mathit{cd}\mathtt{S}$	reg, reg_a, arg_b	bitwise reg_a AND (NOT arg_b)
		$\mathtt{CMP}cd$	reg, arg	update flags based on subtraction
	Comp- arison	$\mathtt{CMN}cd$	reg, arg	update flags based on addition
	ir.	$\mathtt{TST}\mathit{cd}$	reg, arg	update flags based on bitwise AND
	<u> </u>	$\mathtt{TEQ}cd$	reg, arg	update flags based on bitwise exclusive-OR
Data mov	omont	$\mathtt{MOV}cd\mathtt{S}$	reg, arg	copy argument
Data IIIOV	ешеш	MVNcdS	reg, arg	copy bitwise NOT of argument
		$LDRcdB^{\ddagger}$	reg, mem	loads word/ byte/ half from memory into a register
	ory ss	$\mathtt{STR}\mathit{cd}\hspace{.01in}\mathtt{B}$	$reg,\ mem$	stores word/ byte/ half to memory from a register
	1emor; access	$\mathtt{LDMcd}um$	$reg!,\ mreg$	loads into multiple registers
	Memory access	$\mathtt{STMcd}um$	$reg!,\ mreg$	stores multiple registers
		$\mathtt{SWP} cd \mathtt{B}$	$reg_d, reg_m, [reg_n]$	copies reg_m to memory at reg_n , old value at address reg_n to reg_d
		Bcd	imm_{24}	branch to imm_{24} words away
	Branch- ing	$\mathtt{BL}\mathit{cd}$	imm_{24}	copy PC to LR, then branch
	ran ing	$\mathtt{BX}\mathit{cd}$	reg	copy reg to PC, and exchange instruction sets (T flag := $reg[0]$)
	B.	$\mathtt{SWI}cd$	imm_{24}	software interrupt
			† C. got os	andition flows I D hate can be vanleded by U for helf word(2 bytes)

 $^{^{\}dagger}$ S = set condition flags

cd:	condition	code
·u.	Committee	couc

cu. condition code			
AL or omitted	always	(ignored)	
EQ	equal	$\mathbf{Z} = 1$	
NE	not equal	$\mathbf{Z} = 0$	
CS	carry set (same as HS)	C = 1	
CC	carry clear (same as LO)	C = 0	
MI	minus	N = 1	
PL	positive or zero	N = 0	
VS	overflow	V = 1	
VC	no overflow	V = 0	
HS	unsigned higher or same	C = 1	
LO	unsigned lower	C = 0	
HI	unsigned higher	$C = 1 \wedge Z = 0$	
LS	unsigned lower or same	$C = 0 \lor Z = 1$	
GE	signed greater than or equal	N = V	
LT	signed less than	$N \neq V$	
GT	signed greater than	$Z = 0 \wedge N = V$	
LE	signed less than or equal	$Z = 1 \vee N \neq V$	

um: update mode

	<u>-</u>
FA / IB	ascending, starting from reg
EA / IA	ascending, starting from $reg + 4$
FD / DB	descending, starting from reg
ED / DA	descending, starting from $reg - 4$

reg: register

R0 to R15	register according to number
SP	register 13
LR	register 14
PC	register 15

arg: right-hand argument

	0 0 0
$\#imm_8$	immediate on 8 bits, possibly rotated right
reg	register
reg, $shift$	register shifted by distance

shift: shift register value

LSL	$\#imm_{5}$	shift left 0 to 31
LSR	$\#imm_{5}$	logical shift right 1 to 32
ASR	$\#imm_{5}$	arithmetic shift right 1 to 32
ROR	$\#imm_{5}$	rotate right 1 to 31
RRX		rotate carry bit into top bit
LSL	reg	shift left by register
LSR	reg	logical shift right by register
ASR	reg	arithmetic shift right by register
ROR	reg	rotate right by register

mem: memory address

[reg, $\#\pm imm_{12}$]	reg offset by constant
[reg, $\pm reg$]	reg offset by variable bytes
$[reg_a, \pm reg_b, shift]$	reg_a offset by shifted variable reg_b †
[reg, $\#\pm imm_{12}$]!	update reg by constant, then access memory
$[reg,\pm reg]$!	update reg by variable bytes, then access memory
[reg, $\pm reg$, shift]!	update reg by shifted variable, then access memory †
[reg], $\#\pm imm_{12}$	access address reg, then update reg by offset
[reg], $\pm reg$	access address reg, then update reg by variable
[reg], $\pm reg$, $shift$	access address reg , then update reg by shifted variable †

 $^{^{\}ddagger}$ B = byte, can be replaced by H for half word(2 bytes)