EENG 2910 Project III - Digital System Design

Final Project: 8-bit Simple Processor

Nathan A Ruprecht
Ayodele Ojo
Maher Alsanwi
Yang Qi

Abstract

In the Final Project of EENG 2910, an 8-bit Microprocessor (simple processor) was designed, implemented, and tested using VHDL (**V**ery high speed integrated circuit **H**ardware **D**escription **L**anguage) by our team. A series of components were implemented in VHDL and connected by port mapping for the simple processor to run. The implemented components were products of past assignments but brought together to be tested and simulated as one, overarching CPU. This report shows our findings and lessons learned with a formal presentation on December 7th in class.

Table of Contents

Introduction

In this final project, we are designing a simple processor with 4 4-bits registers and a 16-word memory with 8-bits words that will take in instructions and process them. A processor is the logic circuitry that responds to and processes the basic instruction that drive a computer. For the final project, we were required to answer theory questions before jumping into the implementation of our processor. We were to read the provided documents "SimpleProcessor" and "SimpleProcessorInstSet"

"SimpleProcessor" explained a bit more of what was expected of our final project. Our simple processor (SP) needed to be able to display the outputs of the operations performed by the ALU through LEDs or the Seven Segment display. It needed to perform basic operations - add, subtract, shift and compare. Along with arithmetic functions, our SP needed to have branch instructions.

"SimpleProcessorInstSet" gave an overview of how an instruction set can be structured. In this case, instructions are 1 word (or 8 bits) that have all the needed information coded into those specific combinations of bit values. The instructions we used and combination of bit values was left open ended for teams to interpret and implement to their own desire.

Most modern processors are too complex to be used as an introductory design example. Many digital design courses and texts use hardware description language models of processors, but they are often ad hoc. What is needed is a basic processor with sufficient complexity that can be modified, programmed, and tested. Its speed and programmability are the main characteristics determining its performances. As mentioned above, a simple processor is an instructional processor, a logic-based circuit that responds to and processes the basic instructions that drive a computer.

In this Digital Systems design, it involves use of many design projects that have been done in class including a program counter (PC), register files, an arithmetic logic unit (ALU), and memory (RAM or ROM). The design of a computer processor combines these components into an integrated digital system. A simple processor has been developed for use as an integrated design in many devices. The architecture is separated into the data path and a sequential controller. The data path contains the memory, registers, ALU, and interconnecting busses. The controller implements the fetch, decode, and execute sequences, using basic state machine design techniques. The entire system is modeled in VHDL and can be simulated to demonstrate operation of the processor. A Field Programmable Gate Array (FPGA) implementation also provides a functional hardware version of the processor.

Function of a Processor - Instruction Set

A Simple Processor is just that - simple. It does exactly what it is told, when told to do it. Nothing more and nothing less. With that in mind, the first thing our team had to decide is what the processor would do, what precise instructions it would follow. We decided to simply put a number into memory (in our case, 5), then loop through the code 4 times and continuously adding 5 to a new register. Once that was done, it would go back to the beginning of the list of instructions, and start again by first clearing (zeroing out) all the memory it would use. Below is a rough (and almost Assembly looking) representation of what our instructions would look like.

```
begin   sub R1 - R1 -> R1          -zero out register 1 (R1) by subtracting it from itself
        sub R2 - R2 -> R2          - zero out register 2 (R2) by subtracting it from itself
        add 5 + R1 -> R1           - put the number 5 into R1
        shift R1 left -> R2        - shift the value of R1 (multiply by 2) and store in R2
        sub R3 - R3 -> R3          - zero out register 3 (R3) by subtracting it from itself
        sub R4 - R4 -> R4          - zero out register 4 (R4) by subtracting it from itself
loop    add R2 + R3 -> R3          - add R2 and R3 and store the answer as the new R3
        add 1 + R4 -> R4           - add 1 to R4 to use as a counter
        compare R1 > R4            - see if we've looped through 5 times
                true jmp to loop   - jump to "loop" if we have not completed 4 loops
                false jmp to begin - we looped 4 times so jump to begin to do it all again
```

After we decided what our processor would do, we had to choose a decoding scheme to turn our Assembly style instruction set into binary. Looking at the above instructions, we know that at some point, it would add a constant to a register, it would add a register to another register, subtract registers, subtract a constant, compare a constant to a register, shift (left or right), and jump to an address. With 8 possible instructions, we use 3 bits to represent that specific operation code (Op Code) designated to that specific instruction. The next bit values determine what the constant (CONST) is or the source (SRC) register where the data will come from. Then finally the destination (DST) register where the answer will be stored. In the case of jumping, we just need the address (ADDR) of the instruction to jump to. This is done simply by assigning

the PC to point at that address the next time it changes. We were given a template for how instructions are structured (the key to how bit values are encoded with the information), but we made our own, modified version that we think made it easier to use for the ALU functions. Below is a key that breaks down how all our 8-bit instructions are read - U is unknown since it does not matter and X is the bit value:

Function	Op Code		
add constant	000	XXX (CONST)	XX (DST)
add register	001	UXX (SRC)	XX (DST)
subtract register	010	UXX(SRC)	XX (DST)
subtract constant	011	XXX (CONST)	XX (DST)
compare constant	100	XXX (CONST)	XX (DST)
shift left	101	UXX (SRC)	XX (DST)
shift right	110	UXX (SRC)	XX (DST)
jump to address	111	U	XXXX (ADDR)

R1 is 00

R2 is 01

R3 is 10

R4 is 11

Component - ROM

All of our instructions are stored in the ROM which, in this case, is the memory that will not change. The PC will point at an address in ROM and take the data (the instruction) that is stored there. On the rising edge of a clock cycle (I_clk), the program checks that the address the PC is pointing at is outside the range of how many instructions we have. If it's within range, the PC reads the data that is stored at that address. As stated before, the data stored at each address is the combination of bit values that represent our instructions. Using the above scheme, our instruction set becomes:

01000000	--instr 0	begin	clear R1
01000101	--instr 1		clear R2
00010100	--instr 2		add 5 + R1 -> R1
10100001	--instr 3		shift R1 left -> R2
01001010	--instr 4		clear R3
01001111	--instr 5		clear R4
00100110	--instr 6	loop	add R2 + R3 -> R3
00000111	--instr 7		add 1 + R4 -> R4
10010011	--instr 8		compare 4 > R4
11101010	--instr 9		true jmp to loop
11100000	--instr 10		false jmp to begin

Component - PC

A PC does not count, think of it as a pointer. The PC is always pointing at some location in memory and seeing what is there. But we can choose where it points (assign - 10), if it stays pointing at that address (no operation - 00), moves on to the next address (increment - 01), or if it goes back and points at the first address (reset - 11) using Op Code - in our code it's called I_nPCop.

Again on the rising edge of the clock (still I_clk), the code looks at what the op code is telling the PC to do. No op does nothing for this cycle. Increment will make the PC point at the next instruction. If it's pointing at the last one, the PC is moved back to the first instruction. Assign will tell the PC to point at a certain address (I_nPC). Reset will make the PC point back at the first instruction. In all cases, the PC look at the data of the address it is pointing at and tell the Control Unit / Simple Processor what is there (O_data or O_OP). We were able to recycle our code from when we first made a program counter with memory during Lab5&6.

Component - RF

The register file is our temporary memory. In other words, considering our CPU as an entire system, the register file is the platform that will show all the data that has been processed and the data will be used in processing. These data in these register are almost constantly changing depending on what the ALU is outputting. This is where R1, R2, R3, and R4 are. So the PC fetches an instruction from the ROM, depending on the last 4 bits of the instructions is what registers are going to be manipulated. The RF will take in a "in data" variable that is a selector, and output the data of the register that was selected. The instruction gives a 2 bit value that points to a certain register, the RF takes that value and gives the data at that address. Sounds familiar because it is similar to what the PC does with the ROM. Now in this case, the RF holds memory to be manipulated and the pointer is always being assigned (it never increments or stays still). Since the data in the RF can be changed, while interacting with the ALU, it takes the input data I_we from ALU, and output a feedback signal we_done back to tell ALU when the writing is done, so that ALU knows when to turn the I_we signal off, and we can read data from the register file again. We were able to recycle the code again from ROM from when we did it in Lab5&6 with the PC.

Component - ALU

The ALU take in 2 inputs, a selector line, a writing variable, and outputs an answer and I_we signal. All of which depend on the instruction from the PC. As we talked about, our 8-bit instruction is a combination of bit values that tell the ALU what to do and on which registers.

The first 3 bits of an instruction is the op code. It's telling what function the ALU will perform. Inside the ALU, there is a case statement (a multiplexer or MUX) that looks at the op code and lets that function through to the output. Each of those functions has a component coded in Xilinx that in turn takes in input and tell the ALU the answer that in turn tells the CU the answer. Those components are the add_const, add_reg, sub_const, sub_reg, shift_left, shift_right, and compare.

> The add_const and add_reg are identical. In both cases, the ALU is feeding 2, 8-bit numbers (whether a constant of our choosing or the data from the register) and using an 8-bit full adder to add the 2 binary numbers together. In our case, the 8-bit full adder has its own component being the 1-bit full adder. So 8, 1-bit full adders in series that feed in the carry bit to the next adder will produce our 8-bit full adder.
>
> The sub_const and sub_reg are also identical in their own way. Like the adder components, these two components will add 2, 8-bit values fed by the ALU. To do binary subtraction, we do the 2s complement of the second input value (B), then add them together. Subtracting two numbers is like adding number A to the negative of number B: A + -B = A - B.
>
> The shift components (left and right) do a bit of parsing. It grabs seven of the eight bits, moves them in the desired direction, then brings back that bit that got wrapped around.

These two components only take in one input since its job is to shift and not do mathematical calculations.

The comparator is simple enough in that it just compares the 2 inputs and outputs a certain value to show how they compare to each other. If A is greater than B, output B. Otherwise, output "00010000". Depending on those outputs fed all the way back to the CPU will determine where the PC goes next. This comparator is what determines if the CPU exits the loop or stays in it.

The bits of the instruction that correspond to a register go through its own case statement in the CPU to see which register the bit values match with. The data of that register is what is needed for the ALU. Again, a pointer versus the actual data. The bit values in the instruction is pointing to the register, the ALU needs to be able to manipulate the data of that pointer.

In order to manipulate that data, we need a variable that toggles between reading data from the RF and writing (really overwriting) data. The we_done tells the ALU if it was reading or writing, then the I_we toggles to make the ALU do the opposite the next time it goes through. We were able to recycle code used for the ALU from when we made it during Lab 3.

CPU - Architectural Diagram



Figure 1: VHDL Given Schematic



Figure 2: Simplified VHDL Schematic

CPU - State Diagram

The two main types of a state machine is a Moore and Mealy machine. A Mealy machine depends on the inputs and the current state to determine when and where for the next state and the outputs. An example could be a soda machine. Inserting 1 coin can move to the next state and wait for another. When there's enough coins, the machine can wait for user input on their choice of soda and output that soda. The machine is expecting inputs and the next state depends on the inputs and the current state. In a Moore (what we implemented), the output and next state is solely dependent on the current state. There are no inputs. A simplified version of our state machine is below:



Figure 3: Simple State Machine Diagram

As mentioned before, the next state does not depend on an input. The state machine will sit in that state until the PC is pointing at the corresponding instruction for that state. Once it's pointing at that instruction, it will execute that instruction and move on to the net state. It is not waiting for user input to move to the next state.

Simulation Results

A simple processor (SP) was designed, tested, and implemented using VHDL by our team. Using VHDL module the codes for the components were rewritten separately and then tested using Test bench. A simulation waveform was created from the testing.

The VHDL module that we have built for simulation basically only have two input ports which are the clock signal I_clk and the reset signal rst. As the clock signal changes, the state moves sequentially, so that the OP code changes which will be decoded into sel_a, sel_b, and sig_sel. Then, the Register file and ALU reads the input selectors and process the data, finally, the state will assign the Program Counter into next instruction address, and the state will also move to the next. By observing the current state and the data stored in the Register File, we are able to understand how the CPU works.

The overall simulation result in 1000ns (100 clock period) for the design is shown in the Figure#



Figure 4

When, rst signal is '1', the reset is on. We are in state0, which is the reset state, and the registers in the register file are "00000000", "00000001", "00000010", and "00000011" as initialized in the code. And ALU is in reset mode which is not working.



Figure 5

```
signal R : store_t := (
 "00000000",      --R1
 "00000001",      --R2
 "00000010",      --R3
 "00000011"       --R4
 );
```

Figure 6: Used Registers

Then, we set the rst signal to '0', and as clock signal goes, we moved into state 1, in which we are reading the first instruction stored in the ROM "01000000". So that, the sig_sel is "010", sel_A is "00", and sel_B is "00". In other words, we are telling Register File to give value of R1 to both A and B, and ALU do subtracting between A and B, and write the output data back to R1. After all, the R1 register is cleared. At the same time, we assigned the Program counter to next address "0001" to read the next instruction.



Figure 7

Once the Program Counter moves into the next address, we read the next instruction "01000101", and start doing the processing that clears R2 as the same procedure introduced in the state 1. Also, we assign the PC into address "0001". Moreover, at this time, it has been 2 clock periods since the instruction appeared, so that the data has also been processed successfully in the ALU and sent back to the Register file. While I_we signal is '1' on the rising edge of the clock signal, the data stored in R1 has been changed, in here, it has been changed in to "00000000".



Figure 8

Similarly, we moved into state 3 when the Program Counter is reading the instruction on address “0010”. And the current instruction that we can read is “00010100”. The next PC address is assigned to “0011”. Moreover, the data from state 2 is also shown in the Register File, which changes R2 into “00000000”.



Figure 9

When PC is reading the instruction on the address on “0011”, we moved into state 4. The current instruction is “10100001”, and the next address is assigned into “0100”. Moreover, the data from state 3 is also written into the Register File, the R1 has been added a constant 5, and turns into “00000101”.



Figure 10

When PC is reading the instruction on the address on “0100”, we moved into state 5. The current instruction is “01001010”, and the next address is assigned into “0101”. Moreover, the data from state 4 is also written into the Register File, the R2 has been shifted left by one bit, and turns into “00001010”.



Figure 11

When PC is reading the instruction on the address on “0101”, we moved into state 6. The current instruction is “01001111”, and the next address is assigned into “0110”. Moreover, the data from state7 is also written into the Register File, the R3 has been cleaned, and shown as “00000000”.



Figure 12

When PC is reading the instruction on the address on “0110”, we moved into state 7. The current instruction is “00100110”, and the next address is assigned into “0111”. Moreover, the data from state 8 is also written into the Register File, the R4 has been cleaned, and shown as “00000000”.



Figure 13

When PC is reading the instruction on the address on “0111”, we moved into state 8. The current instruction is “00000111”, and the next address is assigned into “1000”. Moreover, the data from state 9 is also written into the Register File, the R2 has been added to R3, and shown as “00001010”.



Figure 14

When PC is reading the instruction on the address on “1000”, we moved into state 9. The current instruction is “10000011”, and the next address is assigned into “1001”. Moreover, the data from state 9 is also written into the Register File, the R4 has been added a constant 1 to itself, and shown as “00000001”.



Figure 15

When PC is reading the instruction on the address on "1001", we moved into state 10. The current state is "10000011". ALU is comparing R4 with R1, if the output is "00000001, R4 is smaller than R1, so that the next state is state 7 and the PC address is assigned to "0110".



Figure 16

When, the Program Counter is assigned to “0110” again, we turned to state 7 again (as shown in the Figure 16). Then, we go over the state 7, state 8, state 9, and state 10 again, in which we add R2 to R3 again, then, increase R4 by 1 again, and compare current R4 to R1.



Figure 17

If the current R4 is still smaller than R1, turn to state 7 again. And add another R2 to R3, increase R4 by 1 until it reaches “00000101”.



Figure 18



Figure 19



Figure 20



Figure 21

Finally, the R4 is equal to “00000101”, which means the R2 has been added to R3 for 5 times, the R3 has eventually became “00110010”. After compare in state 10, the comparator returns a value “00010000”, then, the next state will be assigned to state 1. The entire process will go over again.

On Board Implementations

7 segment LED: A 7 Segment is a LED or Light Emitting Diode, is a solid state optical PN-junction diode which emits light energy in the form of "photons" when it is forward biased by a voltage allowing current to flow across its junction. A segment decoder was created that will decode a 4-bits BCD into the 7 segment. Also a 4x1 MUX is needed to selected one of the input data and push it into segment decoder.

From BCD code to 7 segment code: BCD stands for binary coded decimal. A BCD code is a 4 bit number that can represent the numbers 0-9 (0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, and 1001). A BCD to 7 segment decoder maps each of these 1 0 codes to 7 bit codes (one bit for each segment) that will control the display.

The chart for both common anode and cathode is:

Decimal	BCD	Common anode	Common cathode
0	0000	1000000	0111111
1	0001	1111001	0000110
2	0010	0100100	1011011
3	0011	0110000	1001111
4	0100	0011001	1100110
5	0101	0010010	1101101
6	0110	0000010	1111101
7	0111	1111000	0000111
8	1000	0000000	1111111
9	1001	0010000	1101111

The 7 segment decoder: The decoder will have 4 inputs of type std_logic or one input of type std_logic_vector (3 downto 0). We are using std_logic_vector. The output is a std_logic_vector (6 downto 0). The decoding was done with the selected signal assignment statement. For implementation we used 4 slide switches as inputs and the 7 data elements as outputs. The common element usually activates itself when not declared. If not then you must declare one more output of type std_logic and give it the value 0 or 1 depending on the element we have (anode or cathode).

Register LED: The implementation of Register LED basically uses two switches on the board to construct a 2-bit input as selector pointing to the Register File using an encoder. Then, the Register File will output an 8-bit data which is stored in that address. The 8-bit data will further be decoded into 8 1-bit data which matches 8 LEDs on the board. In this way, we are able to select one register and observe the processing that is going on the Register File.

On board implementation results

Overall, the on board implementation uses three switches, 8 LEDs, and seven segment LED display on the Basys 2 Board. One of three switches is used as reset button, which provide the rst signal. The other two are combined as an input selector to the Register File to select the register and display the data stored in the Register File. Moreover, the 7 segment LED displays the number of current state.

Moreover, the board is going to behave follow the behavior of instructions in the ROM as we explained above. And each instruction which starts operating in each state will output the result in Register file in the next state.

First, the Initial data that we stored in R1, R2, R3 and R4 are “00000101”, “00000101”, “00000101”, and “00000001”, as shown in the Figure 21, 22, 23, and 24.



Figure 22 On board implementation result 1

Figure 23 On board implementation result 2



Figure 24 On board implementation result 3

Figure 25 On board implementation result 4

Then, in the state 1, the R1 is cleared as shown in the Figure . Because state 0 (reset state) is also reading the first insturction but not doing anything, we can directly observe the result of state 1 in state 1.



Figure 26 On board implementation result 5

In state 2, we are going to clear R2, and the result can be observed when we are in state 3, as shown in the Figure 26.



Figure 27 On board implementation result 6

Next, we add a constant “00000101” to R1, as shown in the Figure 27.



Figure 28 On board implementation result 7

Then, we add R1 to R2, the value of R2 also changes, as shown in the Figure 28.



Figure 29 On board implementation result 8

Next, R3 and R4 are cleared as shown in the Figure 29 and 30.



Figure 30 On board implementation result 9



Figure 31 On board implementation result 10

Then, we add R2 to R3, the data stored in R3 will change into “00000101”, as shown in the Figure 31.

Figure 32 On board implementation result 11

Then, we add a constant “00000001” to R4 as our counter, as shown in Figure 32.



Figure 33 On board implementation result 12

In state 10, we compare R4 with R1, since current R4 is smaller than R1, we jump to state 7, as shown in the Figure 33 and 34.



Figure 34 On board implementation result 13

Figure 35 On board implementation result 14

Then, we add another R2 to R3 again, R3 becomes to “00010100”, as shown in the Figure 35.



Figure 36 On board implementation result 15

And also, add another constant “00000001” to counter R4, R4 becomes to “00000010”, as shown in the Figure 36.

Figure 37 On board implementation result 16

Then, after comparing, we do the loop again, R3 becomes “00011110”, and R4 becomes “00000011”, as shown in the Figure 37 and 38.



Figure 38 On board implementation result 17



Figure 39 On board implementation result 18

Since R4 is still smaller than R1, we turn back to loop again, R3 becomes “00101000”, R4 becomes “00000100” as shown in the Figure 39 and 40.



Figure 40 On board implementation result 19

Figure 41 On board implementation result 20

Another loop again, finally R3 becomes “00110010”, and R4 becomes “00000101”, as shown in the Figure 41 and 42.



Figure 42 On board implementation result 21



Figure 43 On board implementation result 22

Since the R4 is equal to R1, which means that we have done 5 times of loop, we finished the entire process. Then, we jump back to the beginning of state 1 to clear R1, as shown in the Figure 43 and 44.



Figure 44 On board implementation result 23

Figure 45 On board implementation result 24

Conclusion

The goal for this project was for the students to execute an eight bit simple processor using a state machine approach with VHDL. A simple processor (SP) was successfully designed, tested, and implemented by our team. The SP contains all, or most of, the central processing unit (CPU) functions**.** The SP sends signals to control the other parts of the computer. This SP has four primary functions: fetch**,** decode**,** execute**,** and write back. There were several important components (PC, CU, MUX, DMUX, ALU, RAM, IR, and shift register) that were port mapped together for the SP to work properly.

The test bench in VHDL was used to test whether the correct inputs were passing through for the outputs received. The results were simulation waveforms of the assigned inputs that were tested. Therefore, the code was confirmed to be correct and working properly. However, some of the components failed to work together during port mapping and the final SP simulation waveform could not be created. Through the help of PowerPoint and notes posted in blackboard, and a huge help from our professor, an 8 bit simple processor was created and tested in time with less difficulties.

Appendix – References

"Designing a CPU in VHDL, Part 1: Rationale, Tools, Method." *Domipheus Labs*. N.p., n.d. Web. 07 Dec. 2016.

Ayeh, Eric. *2008 IEEE Region 5 Conference*. N.p.: IEEE, 2008. Web. 07 Dec. 2016.

Video showing working product: https://www.youtube.com/watch?v=hn09Vx5AUUs

Appendix - Source Code

Attached below is our CPU program. We did not attach the code for each component for the sake of space, but the entire project file is uploaded to blackboard as required via project instructions.

```
----------------------------------------------------------------------------------
-- Company:
-- Engineer:                Nathan Ruprecht
--                          Yang Qi
--                          Ayodele Ojo
--                          Maher Alsanwi
--
-- Create Date:    15:18:24 11/09/2016
-- Design Name:
-- Module Name:    CPU - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity CPU is
                    PORT (
                    clk       : in       STD_LOGIC;
    rst : in  STD_LOGIC;
                    switch0: in std_logic;
                    switch1: in std_logic;
                    Led7:out std_logic;
                    Led6:out std_logic;
                    Led5:out std_logic;
                    Led4:out std_logic;
                    Led3:out std_logic;
```

```
                    Led2:out std_logic;
                    Led1:out std_logic;
                    Led0:out std_logic;
                    topselDispA: out  STD_LOGIC;
                    topselDispB: out  STD_LOGIC;
                    topselDispC: out STD_LOGIC;
                    topselDispD: out STD_LOGIC;
    topsegA : out  STD_LOGIC;
    topsegB : out  STD_LOGIC;
    topsegC : out  STD_LOGIC;
    topsegD : out  STD_LOGIC;
    topsegE : out  STD_LOGIC;
    topsegF : out  STD_LOGIC;
    topsegG : out  STD_LOGIC                );
end CPU;

architecture Behavioral of CPU is
---------------------------------------------------------------------------------
  component ALU
  port (
                            A : in STD_LOGIC_VECTOR (7 downto 0);
       B : in STD_LOGIC_VECTOR (7 downto 0);
       Sel : in STD_LOGIC_VECTOR (2 downto 0);
       Y : out STD_LOGIC_VECTOR (7 downto 0);
                            I_we : out std_logic;
                            rst: in std_logic;
                            we_done: in std_logic
                    );
  end component;
---------------------------------------------------------------------------------
  component Register_file
  port (
                    clk       : in       STD_LOGIC;
    I_dataD : in  STD_LOGIC_VECTOR (7 downto 0);
    O_dataA : out  STD_LOGIC_VECTOR (7 downto 0);
    O_dataB : out  STD_LOGIC_VECTOR (7 downto 0);
                    O_dataC : out std_logic_vector (7 downto 0);
    I_selA : in  STD_LOGIC_VECTOR (1 downto 0);
    I_selB : in  STD_LOGIC_VECTOR (1 downto 0);
                    I_selC : in std_Logic_vector (1 downto 0);
    I_we : in  STD_LOGIC;
                    we_done : out std_logic
     );
  end component;
---------------------------------------------------------------------------------
  component PC
```

```
   port (
                clk       : in  STD_LOGIC;
                I_nPC     : in  STD_LOGIC_VECTOR (3 downto 0);
                I_nPCop           : in  STD_LOGIC_VECTOR (1 downto 0);   -- opcode PC runs
                O_PC              : out STD_LOGIC_VECTOR (3 downto 0); -- output current PC
                O_OP              : out     STD_LOGIC_VECTOR (7 downto 0)                   -- output the
value of RAM
      );
   end component;
-------------------------------------------------------------------------------

--define states - number of instructions x2 for no op, +1 for intial
        type STATE_TYPE is (
                state0,
                state1,
                state2,
                state3,
                state4,
                state5,
                state6,
                state7,
                state8,
                state9,
                state10
        );

--define current and next state signal
        signal    current_state    :          STATE_TYPE;
        signal    next_state                 :          STATE_TYPE;
        signal sel_A :     std_logic_vector(1 downto 0);
        signal sel_A0 :    std_logic_vector(1 downto 0);
        signal sel_B :     std_logic_vector(1 downto 0);
        signal sel_B0 :    std_logic_vector(1 downto 0);
        signal sel_C : std_logic_vector (1 downto 0);
        signal sig_sel: std_logic_vector(2 downto 0);
        signal sig_sel0: std_logic_vector(2 downto 0);
        signal data_A : std_logic_vector(7 downto 0);
        signal data_A0 : std_logic_vector(7 downto 0);
        signal data_A1 : std_logic_vector(7 downto 0);
        signal data_B : std_logic_vector(7 downto 0);
        signal data_B1 : std_logic_vector(7 downto 0);
        signal data_D : std_logic_vector(7 downto 0);
        signal data_C : std_logic_vector(7 downto 0);
        signal out_B : std_logic_vector(7 downto 0);
        signal I_we : STD_LOGIC;
        signal I_nPCop: std_logic_vector(1 downto 0);
```

```
        signal I_nPC: std_logic_vector(3 downto 0);
        signal I_nPCop_Reg: std_logic_vector(1 downto 0);
        signal I_nPC_Reg: std_logic_vector(3 downto 0);
        signal O_OP :  std_logic_vector(7 downto 0);
        signal O_PC : std_logic_vector(3 downto 0);
        signal we_done: std_logic;
        signal led: std_logic_vector(3 downto 0);

        begin

        RF_inst : Register_file
        port map (
           clk => clk,
    I_dataD => data_D,
    O_dataA => data_A,
    O_dataB => data_B,
                    O_dataC => data_C,
    I_selA => sel_A,
    I_selB => sel_B,
                    I_selC => sel_C,
    I_we => I_we,
                    we_done => we_done
                   );

        data_A1 <= data_A0;
        data_B1 <= data_B;
        data_D <= out_B;
        sel_A <= sel_A0;
        sel_B <= sel_B0;
        sig_sel <= sig_sel0;


        ALU_inst : ALU
        port map (
                    A => data_A1,
                    B => data_B1,
                    Sel => sig_sel,
                    Y => out_B,
                    I_we => I_we,
                    rst => rst,
                    we_done => we_done
                    );

        PC_inst : PC
        port map (
                    clk => clk,
```

```
        I_nPC => I_nPC,
        I_nPCop => I_nPCop,
        O_PC => O_PC,
        O_OP => O_OP
        );

        sel_C(0) <= switch0;
        sel_C(1) <= switch1;
        Led7 <= data_C(7);
        Led6 <= data_C(6);
        Led5 <= data_C(5);
        Led4 <= data_C(4);
        Led3 <= data_C(3);
        Led2 <= data_C(2);
        Led1 <= data_C(1);
        Led0 <= data_C(0);

        topselDispA <= '0';
        topselDispB <= '1';
        topselDispC <= '1';
        topselDispD <= '1';


process(led)
        variable decode_data : std_logic_vector(6 downto 0);
begin
case led is
        when "0000"=> decode_data := "1111110";  -- '0'
        when "0001"=> decode_data :="0110000";  -- '1'
        when "0010"=> decode_data :="1101101";  -- '2'
        when "0011"=> decode_data :="1111001";  -- '3'
        when "0100"=> decode_data :="0110011";  -- '4'
        when "0101"=> decode_data :="1011011";  -- '5'
        when "0110"=> decode_data :="1011111";  -- '6'
        when "0111"=> decode_data :="1110000";  -- '7'
        when "1000"=> decode_data :="1111111";  -- '8'
        when "1001"=> decode_data :="1111011";  -- '9'
        when others=> decode_data :="0111110"; -- Error
end case;

topsegA <= not decode_data(6);
topsegB <= not decode_data(5);
topsegC <= not decode_data(4);
topsegD <= not decode_data(3);
topsegE <= not decode_data(2);
topsegF <= not decode_data(1);
```

```
	topsegG <= not decode_data(0);

	end process;


state_reg : process (rst, clk)
	begin
		if (rst = '1') then
			current_state <= state0;
			I_nPCop <= "11";
			I_nPC <= "0000";
		elsif (clk'event and clk = '1') then

			if (we_done = '1') then
				current_state <= next_state;
			else
				current_state <= current_state;
			end if;
			I_nPCop <= I_nPCop_Reg;
			I_nPC <= I_nPC_Reg;
			sig_sel0 <= O_OP(7 downto 5);
			sel_A0 <= O_OP(3 downto 2);
			sel_B0 <= O_OP(1 downto 0);

		end if;



	end process;



	state_trans : process ( rst, current_state, data_A,  I_nPCop, I_nPC, O_PC, out_B)
	begin

		I_nPCop_Reg <= I_nPCOP;
		I_nPC_Reg <= I_nPC;

		case current_state is
			when state0 =>
				I_nPCop_Reg <= "00";
				data_A0 <= data_A;
					next_state <= state1;

			--instr 0
			when state1 =>
```

```
		if( O_PC = "0000" ) then
			data_A0 <= data_A;
			next_state <= state2;
			I_nPCop_Reg <= "10";
			I_nPC_Reg <= "0001";
		else
				next_state <= current_state;
		end if;

	--instr 1
	when state2 =>
		if( O_PC = "0001" ) then
			data_A0 <= data_A;
				next_state <= state3;
				I_nPCop_Reg <= "10";
				I_nPC_Reg <= "0010";
			else
				next_state <= current_state;
		end if;

	--instr 2
	when state3 =>
		if(O_PC = "0010" ) then
			data_A0 <= data_A;
				next_state <= state4;
				I_nPCop_Reg <= "10";
				I_nPC_Reg <= "0011";
			else
			  next_state <= current_state;
		end if;

	--instr 3
	when state4 =>
		if( O_PC =  "0011" ) then
			data_A0 <= "00000" & O_OP(4 downto 2);
			next_state <= state5;
			I_nPCop_Reg <= "10";
			I_nPC_Reg <= "0100";
		else
				next_state <= current_state;
		end if;

	--instr 4
	when state5 =>
		if( O_PC =  "0100" ) then
			data_A0 <= data_A;
```

```
                        next_state <= state6;
                        I_nPCop_Reg <= "10";
                        I_nPC_Reg <= "0101";
                else
                        next_state <= current_state;
        end if;

--instr 5
when state6 =>
        if( O_PC =  "0101" ) then
                data_A0 <= data_A;
                        next_state <= state7;
                        I_nPCop_Reg <= "10";
                        I_nPC_Reg <= "0110";
                else
                        next_state <= current_state;
        end if;

--instr 6
when state7 =>
        if( O_PC =  "0110" ) then
                data_A0 <= data_A;
                        next_state <= state8;
                        I_nPCop_Reg <= "10";
                        I_nPC_Reg <= "0111";
                else
                        next_state <= current_state;
        end if;

--instr 7
when state8 =>
        if( O_PC =  "0111" ) then
                data_A0 <= data_A;
                        next_state <= state9;
                        I_nPCop_Reg <= "10";
                        I_nPC_Reg <= "1000";
                else
                        next_state <= current_state;
        end if;

--instr 8
when state9 =>
        if( O_PC =  "1000" ) then
                data_A0 <= "00000" & O_OP(4 downto 2);
                        next_state <= state10;
                        I_nPCop_Reg <= "10";
```

```
                                        I_nPC_Reg <= "1001";
                                else
                                        next_state <= current_state;
                        end if;

                --instr 9
                when state10 =>
                        if( O_PC =  "1001" ) then
                                        data_A0 <= data_A;
                                if( out_B = "00010000" ) then --jmp to loop
                                        next_state <= state1;
                                        I_nPCop_Reg <= "10";
                                        I_nPC_Reg <= "0000";

                                else --jmp to begin

                                        next_state <= state7;

                                        I_nPCop_Reg <= "10";
                                        I_nPC_Reg <= "0110";

                                end if;

                        end if;

        when others =>
           next_state <= current_state;
        end case;
          end process;

          out_proc : process (current_state)
          begin
            case current_state is
               when state0 =>
                  led <= "0000";
               when state1 =>
                  led <= "0001";
               when state2 =>
                  led <= "0010";
               when state3 =>
                  led <= "0011";
                        when state4 =>
                  led <= "0100";
               when state5 =>
                  led <= "0101";
               when state6 =>
```

```
                led <= "0110";
            when state7 =>
                led <= "0111";
            when state8 =>
                led <= "1000";
            when state9 =>
                led <= "1001";
            when state10 =>
                led <= "1010";
            when others =>
                led <= "0000";
        end case;
    end process;


end Behavioral;
```