


BROCHAGE des CIRCUITS INTEGRES TTL – PeiP 1

7400

4 x NAND 2 entrées


$$Y = \overline{AB}$$



7404

6 x INVERSEURS


$$Y = \overline{A}$$



7408

4 x AND 2 entrées


$$Y = AB$$



7410

3 x NAND 3 entrées


$$Y = \overline{ABC}$$



7420

2 x NAND 4 entrées


$$Y = \overline{ABCD}$$



7432

4 x OR 2 entrées


$$Y = A + B$$



7451


2 x NAND 4 entrées

$$1Y = \overline{AB + CD}$$



7483

Additionneur 4 bits




BROCHAGE des CIRCUITS INTEGRES TTL – PeiP 1

7486

$$Y = A \oplus B$$


4 x XOR 2 entrées



74125

$$Y = A \text{ lorsque } C=0$$


4 x buffers trois états (tristates)



74126


$$Y = A \text{ lorsque } C=1$$

4 x buffers trois états (tristates)




74153

2 x multiplexeurs 4→1



74155

2 x décodeurs/démultiplexeurs 1→4



74157

2 x multiplexeurs 2→1

