

Nathann Zini dos Reis

23/06/23 Arquitetura de Computadores 19.2.4004

## Lista 1 - Pag 155

1.1- Computador Personal - São projetados com foco em entrega de boa performance para um usuário final baixo custo e normalmente executam programas de terceiros.

Server - Computador usado para executar programas grandes e normalmente é conectado via rede.

Supercomputadores - Computador composto por centenas de milhares de processadores e terabytes de memória.

Computadores Embutido - Computador disposto dentro de outro dispositivo, usado para executar uma aplicação pré-determinada de uma coleção de software.

- 1.2- a) Performance via Pipeline
- b) Dependability via Redundancy
- c. Performance via Prediction
- d. Make the Common Case Fast
- e. Hierarchy of Memories
- f. Performance via Parallelism
- g. Design for Moore's law
- h. Use Abstraction to Simplify Design

3.4.2

1.3 - O programa é compilado em programa de linguagem assembly, que então é montado em um programa de linguagem de máquina.

$$1.4 - a) 3280 \times 1024 \text{ pixels} = 3,380,720 \text{ pixels} \Rightarrow 1,310,720 \times 3 = 3,932,160 \text{ bytes/frame}$$

$$b - 3,932,160 \text{ bytes} \times (8 \text{ bits/byte}) / 100 \text{ EG bits/tag} = 0.31 \text{ segundos}$$

$$1.5 - a) \text{ Performance de P1 (instruções/tag)} = 3 \times 10^9 / 1.5 = 2 \times 10^9$$

$$\text{Performance de P2 (instruções/tag)} = 2.5 \times 10^9 / 1.0 = 2.5 \times 10^9$$

$$\text{Performance de P3 (instruções/tag)} = 4 \times 10^9 / 2.2 = 1.8 \times 10^9$$

$$b - \text{cycles (P1)} = 10 \times 3 \times 10^9 = 30 \times 10^9 \text{ s}$$

$$\text{cycles (P2)} = 10 \times 2.5 \times 10^9 = 25 \times 10^9 \text{ s}$$

$$\text{cycles (P3)} = 10 \times 4 \times 10^9 = 40 \times 10^9 \text{ s}$$

$$c - N^{\circ} \text{ instruções (P1)} = 30 \times 10^9 / 1.5 = 20 \times 10^9$$

$$N^{\circ} \text{ instruções (P2)} = 25 \times 10^9 / 1 = 25 \times 10^9$$

$$N^{\circ} \text{ instruções (P3)} = 40 \times 10^9 / 2.2 = 18.18 \times 10^9$$

$$CPI = CPI_{new} \times 1.2, \text{ então } CPI(P1) = 1.8, CPI(P2) = 1.2,$$

$$CPI(P3) = 2.6$$

$$f(P1) = 20 \times 10^9 \times 1.8 / 4 = 5.14 \text{ GHz}$$

$$f(P2) = 25 \times 10^9 \times 1.2 / 4 = 4.28 \text{ GHz}$$

$$f(P3) = 18.18 \times 10^9 \times 2.6 / 4 = 6.95 \text{ GHz}$$

FORONI

1.6 - a - Plote A:  $10^5$  instr. Plote B:  $2 \times 10^5$  instr. Plote C:  $5 \times 10^5$  instr. Plote D:  $2 \times 10^5$  instr.

tempo =  $N^{\circ}$  instr.  $\times$  CPI / taxa de clock

$$\text{tempo total P1} = (10^5 + 2 \times 10^5 \times 2 + 5 \times 10^5 \times 3 + 2 \times 10^5 \times 3) / (2.5 \times 10^9) = 10.4 \times 10^{-4} \text{ s}$$

$$\text{tempo total P2} = (10^5 \times 2 + 2 \times 10^5 \times 2 + 5 \times 10^5 \times 2 + 2 \times 10^5 \times 2) / (3 \times 10^9) = 6.66 \times 10^{-4} \text{ s}$$

$$\text{CPI (P1)} = 10.4 \times 10^{-4} \times 2.5 \times 10^9 / 10^6 = 2.6$$

$$\text{CPI (P2)} = 6.66 \times 10^{-4} \times 3 \times 10^9 / 10^6 = 2.0$$

$$\text{b - ciclo de clock (P1)} = 10^5 \times 1 + 2 \times 10^5 \times 2 + 5 \times 10^5 \times 3 + 2 \times 10^5 \times 3 = 26 \times 10^5$$

$$\text{ciclo de clock (P2)} = 10^5 \times 2 + 2 \times 10^5 \times 2 + 5 \times 10^5 \times 2 + 2 \times 10^5 \times 2 = 20 \times 10^5$$

$$1.7 - a - \text{CPI} = T_{\text{exec}} \times F / N^{\circ} \text{ instr.}$$

$$\text{Compilador A CPI} = 1.1$$

$$\text{Compilador B CPI} = 1.25$$

$$\text{b - } f_B / f_A = (N^{\circ} \text{ instr. (B)} \times \text{CPI (B)}) / (N^{\circ} \text{ instr. (A)} \times \text{CPI (A)}) = 1.34$$

$$\text{c - } T_A / T_{\text{mem}} = 1.64$$

$$T_B / T_{\text{mem}} = 2.24$$

$$1.8 - 1 - C = 2 \times DP / (V^2 \times F)$$

$$\text{Pentium 4: } C = 3.2 \text{ E} - 8 \text{ F}$$

$$\text{Core i5 Ivy Bridge: } C = 2.9 \text{ E} - 8 \text{ F}$$



2. Pentium 4:  $10/100 = 10\%$

Core i5 Ivy Bridge:  $30/70 = 42.9\%$

3.  $(S_{new} + D_{new}) / (S_{old} + D_{old}) = 0.90$

$D_{new} = C \times V_{new} \times F$

$S_{old} = V_{old} \times I$

$S_{new} = V_{new} \times I$

Logo:

$V_{new} = [D_{new} / (C \times F)]^{1/2}$

$D_{new} = 0.90 \times (S_{old} + D_{old}) - S_{new}$

$S_{new} = V_{new} \times (S_{old} / V_{old})$

Pentium 4:

$S_{new} = V_{new} \times (10 / 3.25) = V_{new} \times 8$

$D_{new} = 0.90 \times 100 - V_{new} \times 8 = 90 - V_{new} \times 8$

$V_{new} = [(90 - V_{new} \times 8) / (3.2E8 \times 3.6E9)]^{1/2}$

$V_{new} = 0.65 \text{ V}$

Core i5:

$S_{new} = V_{new} \times (30 / 0.9) = V_{new} \times 33.3$

$D_{new} = 0.90 \times 70 - V_{new} \times 33.3 = 63 - V_{new} \times 33.3$

$V_{new} = [(63 - V_{new} \times 33.3) / (2.9E8 \times 3.4E9)]^{1/2}$

$V_{new} = 0.64 \text{ V}$

1.9-1-

P	# Arith inst.	# L/S inst.	# branch inst.	cycles	ex. time
1	2.56E9	1.28E9	2.66E8	4.94E30	49.2
2	1.83E9	9.14E8	2.56E8	5.64E30	28.3
4	9.12E8	4.54E8	2.56E8	2.83E30	14.2
8	4.54E8	2.29E8	2.56E8	1.42E30	7.10

speedup
1
1.4
2.8
5.6

2.	P	ex. time	3. 3
	1	46.0	
	2	29.3	
	4	14.6	
	8	7.33	

1.30-1- die area = wafer area / dies per wafer =  $\pi \times 4.5^2 / 84 = 2.10 \text{ cm}^2$

rendimento =  $1 / (1 + (0.020 \times 2.10 / 2))^2 = 0.9593$

die area = wafer area / dies per wafer =  $\pi \times 10^2 / 100 = 3.14 \text{ cm}^2$

rendimento =  $1 / (1 + (0.035 \times 3.14 / 2))^2 = 0.9093$

2. custo/circuito =  $121 (84 \times 0.9593) = 0.1469$

custo/circuito =  $151 (100 \times 0.9093) = 0.1650$

3.  $\text{die area} = \text{wafer area} / \text{dies per wafer} = \pi \times 4.5^2 / (84 \times 1.1)$   
 $= 1.91 \text{ cm}^2$

$\text{rendimento} = 1 / (1 + (0.020 \times 1.15 \times 1.91 / 2))^{12} = 0.9545$

$\text{die area} = \text{wafer area} / \text{dies per wafer} = \pi \times 10^2 / (100 \times 1.1)$   
 $= 2.86 \text{ cm}^2$

$\text{rendimento} = 1 / (1 + (0.03 \times 1.15 \times 2.86 / 2))^{12} = 0.9082$

4.  $\text{defeitos por area} = (1 - y^5) / (y^5 \times \text{die area} / 2) = (1 - 0.92^5) / (0.92^5 \times 2 / 2) = 0.043 \text{ defeitos / cm}^2$

$\text{defeitos por area} = (1 - y^5) / (y^5 \times \text{die area} / 2) = (1 - 0.95^5) / (0.95^5 \times 2 / 2) = 0.026 \text{ defeitos / cm}^2$

1.11 - 1.  $\text{CPI} = \text{taxa de clock} \times \text{CPU time} / \text{instr. count}$

$\text{taxa de clock} = 1 / \text{cycle time} = 3 \text{ GHz}$

$\text{CPI (before)} = 3 \times 10^9 \times 450 / (2389 \times 10^9) = 0.94$

2.  $\text{SPEC ratio} = \text{ref. time} / \text{tempo de execução}$

$\text{SPEC ratio (before)} = 9650 / 450 = 12.66$

3.  $\text{CPU time} = N^\circ \text{ instr.} \times \text{CPI} / \text{taxa de clock}$

Se o CPI e a taxa de clock não mudarem, o tempo de CPU aumenta se igual ao aumento no número de instruções, que é de 10%.

4.  $\text{tempo CPU (antes)} = N^\circ \text{ instr.} \times \text{CPI} / \text{taxa de clock}$

$\text{tempo CPU (depois)} = 1.1 \times N^\circ \text{ instr.} \times 1.05 \times \text{CPI} / \text{taxa de clock}$

$\text{tempo CPU (depois)} / \text{(antes)} = 1.1 \times 1.05 = 1.155$ . Portanto, o

tempo CPU é aumentado em 15.5%

5.  $\text{SPEC ratio} = \text{tempo de referência} / \text{tempo CPU}$

$\text{SPEC ratio (after)} / \text{(before)} = \text{CPU tempo (before)} / \text{(after)} = 1 / 1.155 =$

$0.86$ . O SPEC ratio foi decrementado em 15.5%.



6.  $CPI = (CPU \text{ tempo} \times \text{taxa de clock}) / N^{\circ} \text{ instr.}$

$CPI = 400 \times 4 \times 10^9 / (0.85 \times 2389 \times 10^9) = 1.034$

7. taxa de clock  $\text{ratio} = 4 \text{ GHz} / 3 \text{ GHz} = 1.033$

$CPI @ 4 \text{ GHz} = 1.034, CPI @ 3 \text{ GHz} = 0.94, \text{ratio} = 1.45$

Eles são diferentes, porque, apesar de o número de instruções ter sido reduzido em 15%, o tempo de CPU foi reduzido em uma percentagem menor.

8.  $400 / 450 = 0.933$  - Redução no tempo CPU: 6.4%

9.  $N^{\circ} \text{ instr.} = \text{tempo CPU} \times \text{taxa de clock} / CPI$

$N^{\circ} \text{ instr.} = 960 \times 0.9 \times 4 \times 10^9 / 1.61 = 2346 \times 10^9$

10. taxa de clock =  $N^{\circ} \text{ instr.} \times CPI / \text{tempo CPU}$

taxa de clock =  $N^{\circ} \text{ instr.} \times CPI / 0.9 \times \text{Tempo CPU} = 1 / 0.9$

taxa de clock <sup>nova</sup> <sub>antiga</sub> =  $3.33 \text{ GHz}$

11. taxa de clock =  $N^{\circ} \text{ instr.} \times CPI / \text{tempo CPU}$

taxa de clock =  $N^{\circ} \text{ instr.} \times 0.85 \times CPI / 0.80 \text{ CPU tempo} = 0.85 / 0.8$

taxa de clock <sub>old</sub> =  $3.58 \text{ GHz}$

1.  $12.1 - T(P_1) = 5 \times 10^9 \times 0.9 / (4 \times 10^9) = 1.125$

$T(P_2) = 10^9 \times 0.75 / (3 \times 10^9) = 0.255$

clock rate  $(P_1) >$  clock rate  $(P_2)$ , performance  $(P_1) <$  performance  $(P_2)$

2.  $T(P_1) = N^{\circ} \text{ instr.} \times CPI / \text{clock rate}$

$T(P_2) = 2.25 \times 10^2$

$T(P_2) = 5N \times 0.75 / (3 \times 10^9)$ , então  $N = 9 \times 10^8$

3. MIPS =  $\text{clock rate} \times 10^{-6} / CPI$

$MIPS(P_1) = 4 \times 10^9 \times 10^{-6} / 0.9 = 4.44 \times 10^3$

$MIPS(P_2) = 3 \times 10^9 \times 10^{-6} / 0.75 = 4.0 \times 10^3$

$MIPS(P_1) > MIPS(P_2)$ , performance  $(P_1) <$  performance  $(P_2)$

4. MFLOPS =  $N^{\circ} \text{ FP operações} \times 10^{-6} / T$

$MFLOPS(P_1) = 4 \times 5E9 \times 1E-6 / 1.125 = 1.78E3$

1 / 1

$$MFLOPS(P2) = 0.4 \times 1EE9 \times 1E-6 / 0.25 = 1600E3$$

MFLOPS(P3) > MFLOPS(P2), performance(P3) < performance(P2)

1.33.3 -  $T_{FP} = 40 \times 0.8 = 32s$ .  $T_{meu} = 36 + 85 + 55 + 40 = 236s$ .

Redução: 5.6%

2.  $T_{meu} = 250 \times 0.8 = 200s$ ,  $T_{FP} + T'_{1/2} + T_{branch} = 165s$ ,  $T'_{int} = 35s$ .

Redução de tempo INT: 58.8%

3.  $T_{meu} = 250 \times 0.8 = 200s$ ,  $T'_{FP} + T'_{int} + T'_{1/2} = 230s$ . NO