# Project 2: Pipeline CPU + L1 Data Cache

TA: 蔡承佑

ro7922182@ntu.edu.tw

### Project 1 Demo

- 4 set of test data (basic, forwarding, stall, flush)
- We will download your files and test them in our laptop
- timeslot sheet: <a href="https://reurl.cc/gv10ER">https://reurl.cc/gv10ER</a>



#### Announcement

- 1~3 persons in a group. Please check your group on NTU COOL
- Deadline: 1/1 (Wed.) 14:20

- Demo:
  - Time slot: TBD
  - Execute your program before TA and answer a few questions
  - All members in the group should attend

#### Requirement

#### Use Verilog to model pipeline CPU with

- Off-chip Data Memory
  - Size: 16KB
  - Data width: 32 Bytes
  - Memory access latency: 10 cycles (send an ack when finish access)
- L1 Data Cache
  - Size: 1KB
  - Associative: direct mapped (one-way)
  - Cache line size: 32 Bytes
  - Write hit policy: write back
  - Write miss policy: write allocate
  - offset: 5 bits, index: 5 bits, tag: 22 bits

#### testbench.v

- Initialize registers in all modules
- Connecting CPU and off-chip Data\_Memory
- Load instruction.txt into instruction memory
- Create clock signal
- Dump Register files & Data memories in each cycle
- Print result to output.txt and cache.txt


#### Print results

- Print result to output.txt
  - Output cache status when memory access occurs
  - Criteria: we will check **the final state** is correct or not (The cycle count does not matter)
- Print result to cache.txt
  - Record cache hit or cache miss for each cache access
  - Criteria: we will check **the order of hit and miss accesses** is identical to the correct answer (The cycle count does not matter)

### Grading Policy


- (80%) Implementation correctness
  - You will get o point if your code cannot be compiled
  - Grading at demo. You have to answer several questions about how you implement at demo. You may get o point on this part if you cannot clearly answer the questions (regarded as plagiarism)
- (20%) Report
  - Members & Team work (work division)
    - 務必寫組員分工比例
  - How you implement this project
    - Explain in words, not just pasting your code!
  - Cache controller in detail
    - You can draw a picture to explain if you want
  - Difficulties encountered and solutions of this projects
- Late punishment: 10 points deduction per day

#### Project 1 to Project 2




### System Block Diagram

enable: memory access enable write: write data to memory ack: memory acknowledge



**CPU** 

### Example files




#### Example files


- CPU.v: connection between modules
- dcache\_top.v: implement the cache controller
- dcache\_data\_sram.v
- dcache\_tag\_sram.v
- Data\_Memory.v
- Instruction\_Memory.v
- PC.v
- Register.v
- testbench.v

You can modify them as you want But make sure you include them as submission

## Datapath & Modules



### Direct Mapped L1 dcache



#### **Submission Rules**

- project2\_teamXX (dir)
  - code/\*.v
  - project2\_teamXX\_report.pdf
- Pack the above directory into a zip file
  - When we unzip your file, the output should be a single directory named project2\_teamXX
- You can fill in whatever you want in teamXX, but please use ASCII printable characters.

#### Submission Rules (cont.)

- In testbench.v, you must check the following settings before submission
  - Read instruction from ../testdata/instruction.txt
  - Dump output to ../testdata/output.txt and ../testdata/cache.txt
- Your code can be compiled with the follow command
  - \$ iverilog -o CPU.out \*.v