

Certificate of Completion

*This is to certify that **Deepak Agarwal**
successfully completed 36 total mins of **IC Design
Process: A Beginner's Overview to VLSI
Technology** online course on **March 16, 2020***

Systemverilog Academy

Systemverilog Academy, Instructor

&



Certificate no: UC-b4a3aef5-4ccd-4c30-9792-0bb0bee7e095
Certificate url: ude.my/UC-b4a3aef5-4ccd-4c30-9792-0bb0bee7e095

#BeAble