







1 2 3 4 5 6



We should consider that we NEVER want the CM4 to power the unpowered STM over the TX pin. Found a neat part for that:
<https://www.mouser.ch/ProductDetail/Texas-Instruments/SN74LVC1G126DBVR?qs=pajglaoyDUI3T2WgNNfd3w%3D%3D>

connections:

Pin 5: VCC → CM4_3V3

Pin 2: A → CM4 TX (PLTX)

Pin 4: Y → STM_UART_RX

Pin 1: OE → STM_IN_3.3V

Pin 3: GND

0.1uF decoupling cap VCC-GND



Title:

Sheet: /

Rev:

Author:

Date:

Size: A4



Id: 1/20

File: nautilus_mainboard.kicad_sch

1 2 3 4 5 6

220 Ohm series at Y (to STM). (current limiting)

1 2 3 4 5 6



A

A

B

B

C

C

D

D



Title:

Sheet: /STM/

Rev:

Author:


Date:

Size: A4

Id: 2/20

File: STM.kicad_sch

1 2 3 4 5 6



A

A

B

B


C

C

D

D

Not in the PCB yet as we dont know if we actually need it.


Title:

Sheet: /Piezzo/

Rev:


Author:

Date:

Size: A4

Id: 4/20

File: Piezzo.kicad_sch




Unconditional Power routes:

Whenever the CM4 runs, also run the LED signals AND the SSD voltage, all "core" tasks tied to the CM4.

If I forgot something please let me know.

A

A



some rules:
 USB wont power the STM32.
 STM_Plug wont power the CM4
 The GPIO_VREF of the CM4 needs to be STM32's 3.3V
 The Lan Vin is only powered when running on Battery
 Battery preferably powers everything.

B

B

C

C

D

D

**Title:**

Sheet: /Power_logic/

Rev:

Author:

Date:

Size: A4

Id: 14/20

File: Power_logic.kicad_sch

A

A

B


B

C

C

D

D

**Title:**

Sheet: /IMU/

Rev:


Author:


Date:

Size: A4

Id: 18/20

File: IMU.kicad_sch





A

A

B


B

C

C

D

D

**Title:**

Sheet: /STM/CAN_Interface/

Rev:


Author:

Date:

Size: A4



Id: 7/20

File: PowerSTM.kicad_sch



ESD/EMP protection for the USB
Super important to not differ lengths or curve a lot with D+ and D-.
Also should have same hole counts (vias) and same length.

TPD4EUSB30DQAR3

**Title:**

Sheet: /CM4/CM4_Module1B/

Rev:


Author:

Date: Size: A4


Id: 11/20

File: CM4_Module1B.kicad_sch

212x



for questions about wiring etc please consult the datasheet...
<https://www.ti.com/lit/ds/symlink/tps2120.pdf?ts=1761678178328>



	Pins	MIN	MAX	UNIT
V _{IN1} , V _{IN2} , V _{OUT}	IN1, IN2, OUT	-0.3	24	V
V _{OV1} , V _{OV2}	OV1, OV2	-0.3	6	V
V _{PRI} , V _{SEL}	PRI, SEL	-0.3	6	V
V _{ST}	ST	-0.3	6	V
I _{OUT}	OUT	Internally Limited		
T _{J, MAX}		Internally Limited		
T _{STG}		-65	150	°C

Figure 6-2. TPS2121 (RUX) Package 12-Pin VQFN-HR Bottom View

Pin Functions		
NAME	TPS2120	TPS2121
PIN	TPS2120	TPS2121
NAME	TPS2120	TPS2121
IO	VQFN-HR	
DESCRIPTION		
PIN1	B1, B2, C1	1 Power Input for Source 1
IN2	B3, B4, C4	2 Power Input for Source 2
OUT	C2, C3, D1, 1, 8	3 Power Output
ST	E1	9 Status output indicating which channel is selected. Connect to GND if not required.
ILIM	E2	10 Output Current Limiting for both channels.
SS	E3	11 Adjusts Input Setting Delay Time and Output Soft Start Time
GND	E4	12 Ground
PR1	A1	13 Enables Priority Operation. Connect to IN1 to set switchover voltage. Connect to GND if not required.
OV1	A2	14 Active Low Enable Supervisor for IN1 Overvoltage Protection. Connect to GND if not required.
OV2	A3	15 Active Low Enable for IN2. Allows GPIO to override priority operation and manually select IN2. TPS2120 only.
SEL	A4	16 Active Low Enable for IN1. Allows GPIO to override priority operation and manually select IN2. TPS2120 only.
CP2	—	17 Enables Comparator Operation and is compared to PR1 to set switchover voltage. Connect to GND if not required. TPS2121 only.

**Title:**

Sheet: /Power_logic/5V_Logic/

Rev:

Author:

Date:

Size: A4

Id: 12/20

File: 5V_Logic.kicad_sch

1 2 3 4 5 6

A

A

B





B

C

C

D

D

**Title:**

Sheet: /CM4/PCIE_Interface/

Rev:

Author:

Date: Size: A4

Id: 13/20

File: PCIE_Interface.kicad_sch

1 2 3 4 5 6

A

A

B



B

C

C

D

D



Logic/

Rev:

Size: A4

Id: 15/20

1 2 3 4 5 6

A

A

B



B

C


C

D

D



3V/
Size: A4
Rev:
Id: 16/20
5
6



Title

Sheet: /IMU/IMU1/

Author:

Date:

File: IMU1.kicad_sch

Rev:

D

A

A

B


B

C

C

D

D

**Title:**

Sheet: /IMU/IMU2/

Rev:

Author:

Date:

Size: A4

Id: 20/20

File: IMU2.kicad_sch

A

A

B


B

C

C

D

D

**Title:**

Sheet: /CM4/CM4_Module1A/CM4_LED1/

Rev:

Author:


Date:

Size: A4

Id: 8/20

File: CM4_LED1.kicad_sch

A



B

C

D

A

B

C

D

**Title:**

Sheet: /CM4/CM4_Module1A/CM4_LED2/

Rev:


Author:

Date: Size: A4 Id: 9/20

File: CM4_LED2.kicad_sch

A

A



B

B

C

C

D

D

**Title:**

Sheet: /CM4/CM4_Module1A/CM4_Ethernet/

Rev:

Author:

Date: Size: A4 Id: 10/20

File: CM4_Ethernet.kicad_sch