

Arithmetic Micro operations

In general, the Arithmetic Micro operations deals with the operations performed on numeric data stored in the register.

The arithmetic operations are classified as follows

1. Addition
2. Subtraction
3. 1's Compliment
4. 2's Compliment
5. Increment of 1
6. Decrement of 1

Addition:-

In addition micro-operations, the value in register R_1 is added to the value in register R_2 and then sum is transferred to register R_3 .

$$R_3 \leftarrow R_1 + R_2$$

Subtraction:

In subtraction Micro-operation, the contents of register R_2 are subtracted from contents of Register R_1 and then result is transferred into R_3

$$R_3 \leftarrow R_1 - R_2$$

1's Compliment:-

In this Micro-operation, the complement of the value inside the register R_1 is taken

$$R_1 \leftarrow \bar{R}_1$$

2's Compliment:-

In this M-O, the complement of the value inside the register R_2 is taken and then it is added to the value then the final result is transferred into register R_2 . This process is also known as Negation. It is equivalent to $-R_2$

$$R_2 \leftarrow R_2 + 1$$

Increment of 1:-

In this M-O, the value inside the R_1 register is increased by 1

$$R_1 \leftarrow R_1 + 1$$

Decrement of 1:

In this H-O, the value inside the register is decreased by 1

$$R_1 \leftarrow R_1 - 1$$


There are several types of arithmetic H-O that can be performed on register data, including:

- Multiplication
- Division
- shift

Arithmetic Circuit:-

The basic component of an arithmetic circuit is the parallel adder
4-bit circuit has 4 full-adder that consists 4-bit adder & 4-multiplexers
for choosing different operations

$$\text{output: } A + B + C_{in}$$



4-bit arithmetic circuit

Select			Input Y	Output D = A + Y + Cin	Micro-operation
S ₁	S ₀	Cin			
0	0	0	B	D = A + B	Add
0	0	1	B	D = A + B + 1	Add with carry
0	1	0	\bar{B}	D = A + \bar{B}	Sub with borrow
0	1	1	\bar{B}	D = A + \bar{B} + 1	Subtract
1	0	0	0	D = A	Transfer A
1	0	1	0	D = A + 1	Increment A
1	1	0	1	D = A - 1	Decrement A
1	1	1	1	D = A	Transfer A

Addition:- when S₁, S₀ = 00

$$Y = B$$

If Cin=0 , output $\Rightarrow D = A + B$

If Cin=1 output $\Rightarrow D = A + B + 1$

Subtraction

when S₁, S₀ = 01

$$Y = \bar{B}$$

If Cin=0 output $\Rightarrow D = A + \bar{B}$

If Cin=1 output $\Rightarrow D = A + \bar{B} + 1$

Increment

when S₁, S₀ = 10

$$Y = 0 \quad [B \text{ are neglected}]$$

If Cin=0 , output $\Rightarrow D = A$

Cin=1 , output $\Rightarrow D = A + 1$

Decrement

when S₁, S₀ = 11

$$Y = 1$$

If Cin=0 output $\Rightarrow D = A - 1$

Cin=1 output $D = A$

Logical Microoperations

Logic operators are binary micro-operations implemented on the bits saved in the registers. These operations treated each bit independently and create them as binary variables

Example:- P: $R_1 \leftarrow R_1 \oplus R_2$

It specifies a logic microoperation to be execute on the individual bits of the registers provides that the control variable $P=1$

10.10 content of RI

1100 content of R2

0110 content of R₁ after P=1

Exclusive -OR microoperation stated above represent the above logic computation
Special symbols :-

Special Symbols :-

OR - v

AND - \wedge

's - y's [simibɪ]

In Microoperations '+' → arithmetic plus

In control(Boolean) op '+' → OR operation

$$P \vee Q : R_1 \leftarrow R_2 + R_3 , \quad R_4 \leftarrow R_5 \vee R_6$$

 OR  +
 OR

List of Logic Microoperations:

There are 16 different logic operations that can be performed with two binary variables

Sixteen Logic Microoperations

Boolean function	Microoperations	Name
$F_0 = 0$	$f \leftarrow 0$	clear
$F_1 = xy$	$F \leftarrow A \wedge B$	AND
$F_2 = x'y'$	$F \leftarrow A \wedge \bar{B}$	AND
$F_3 = x$	$f \leftarrow A$	Transfer A
$F_4 = x'y$	$F \leftarrow \bar{A} \wedge B$	AND
$F_5 = y$	$f \leftarrow B$	Transfer B
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	exclusive-OR
$F_7 = x + y$	$F \leftarrow A \vee B$	OR
$F_8 = (x+y)'$	$F \leftarrow \overline{A \vee B}$	NOR
$F_9 = (x \oplus y)'$	$F \leftarrow \overline{A \oplus B}$	EX-OR
$F_{10} = y'$	$F \leftarrow \bar{B}$	Complement B
$F_{11} = x+y'$	$F \leftarrow A \vee \bar{B}$	complement A
$F_{12} = x'$	$F \leftarrow \bar{A}$	
$F_{13} = x'y$	$F \leftarrow \bar{A} \vee B$	
$F_{14} = (xy)'$	$F \leftarrow \overline{A \wedge B}$	NAND
$F_{15} = 1$	$F \leftarrow \text{all } 1's$	set to all 1's

Hardware Implementation:


The Hardware implementation of logic microoperations requires that logic gates be inserted.

There are 16 logic M-O, most computers use only four - AND, OR, XOR & its complement

→ for a logic circuit with n bits, the diagram must be repeated n times for $i = 0, 1, 2, \dots, n-1$

The selection variables are applied to all stages.

one stage of logic circuit



(logic diagram)

S ₁ , S ₀	output	operation
0 0	E = A \wedge B	AND
0 1	E = A \vee B	OR
1 0	E = A \oplus B	XOR
1 1	E = \bar{A}	complement

functional table

realme
Shot on realme C33
2023/12/07 15:19

Shift Micro-operations

Shift micro-operations are those which are used for the serial transfer of information. These are also used in conjunction with arithmetic micro-operation, logic m.o., and other data-processing operations.

There are three types of shift Micro-operation

1. logical shift
2. arithmetic shift
3. circular shift


1. logical shift:

It transfer the zero through the serial input. We use shl and shr for logical shift-left and shift-right M.O and symbols '<<' and '>>' for the logical left and right shift.

Logical Left shift:

In this shift, one position moves each bit to the left one by one. The empty least significant bit (LSB) is filled with zero and most significant bit (MSB) is rejected. It is denoted by (<<).


Syntax: << K



Logical Right Shift


In this shift each bit moves to the right one by one and LSB is rejected and empty MSB (MSB) is filled with zero

Syntax $8 \gg k$



Arithmetic Right Shift:

here, each bit is moved to right one-by-one and LSB is rejected and MSB is filled with value of previous MSB




3. Circular shift :

The circular shift circulates the bits in the sequence of register around both ends without any loss of information. It is also known as circular shift we use symbols cil and cir for left & right


circular left shift:

Here, each bit in register is shifted to left one by one. After shifting, the LSB becomes empty so the value of MSB is filled in there



Circular Right shift:

Here each bit in register is shifted to the right one by one after shifting, the MSB becomes empty, so value of LSB is filled in there.



Q. Explain various functions of ALU along with one stage ALU block diagram?

realme
Shot on realme C35
2023/12/07 15:19

Instead of having individual registers performing the microoperations directly, computer systems employ a number of storage registers connected to a common operational unit called an arithmetic logic unit (ALU).

Various functional performed by ALU:-

i) Arithmetic operations

- Addition: adds two binary numbers
- subtraction: subtracts one binary number from another
- Multiplication
- Division

ii) Logical operations

• AND, OR, NOT: Execute logical operations on binary inputs

• Bitwise shifts

iii) Comparison operations

iv) Data movement

v) Conditional operations

vi) Status - flag updates


⇒ The arithmetic and logic unit is an 8-bit unit

⇒ It consists of the binary adder to perform addition and subtraction by 1's complement method

⇒ The ALU performs an operation and the result of the operation is then transferred to a destination register

⇒ The ALU is a combinational circuit so that the entire register transfer operation from the source registers through the ALU and into the destination register can be performed during one clock pulse period.

one stage of arithmetic logic shift unit:



Function table for Arithmetic logic shift unit.

Operation select						
s_3	s_2	s_1	s_0	Cin	Operation	Function
0	0	0	0	0	$F = A$	Transfer A
0	0	0	0	1	$F = A + 1$	Increment A
0	0	0	1	0	$F = A + B$	Addition
0	0	0	1	1	$F = A + B + 1$	Add with carry
0	0	1	0	0	$F = A + \bar{B}$	Subtract with borrow
0	0	1	0	1	$F = A + \bar{B} + 1$	Subtraction
0	0	0	1	0	$F = A - 1$	Decrement A
0	0	0	1	1	$F = A$	Transfer A
1	0	0	0	x	$F = f \wedge B$	AND
1	0	0	1	x	$F = f \vee B$	OR
0	1	1	0	x	$F = f \oplus B$	XOR
0	1	1	1	x	$F = \bar{A}$	complement A
0	0	x	x	x	$F = \text{sh}r A$	shift right A into F
1	1	x	x	x	$F = \text{sh}l A$	shift left A into F

→ The first eight are arithmetic operations are selected with $s_3 s_2 = 00$

→ The next four are logic operations and are selected with $s_3 s_2 = 01$

→ The input carry has no effect during the logic operations and is marked with don't care x.

Q. Why RTL is preferred for describing internal organisation of digital computers. Illustrate the register transfer mechanism for $P \rightarrow R_2 \& R_1$ with necessary diagrams.

A - The symbolic notation used to describe the microoperation transfers among registers is called Register Transfer Language (RTL)

realme

Shot on realme C35

2023/12/07 15:20

- ⇒ The RTL is often preferred for describing the internal organisation of digital computer because it allows designers to specify operations at register transfer level
- ⇒ RTL provides a level of abstraction that is closer to the hardware than high-level languages, yet it is more readable and manageable than gate-level descriptions
- ⇒ It can also be used to facilitate the design process of digital systems
- ⇒ The internal organization of a digital computer is best defined by :
 - i) The set of registers it contains and their functions.
 - ii) The sequence of micro operations performed in the registers
 - iii) The control that initiates the sequence of micro operations.

Register transfer:


The term register transfer means the availability of hardware logic circuit that can perform a stated microoperation and transfer the result of the operation to another register.

- ⇒ Information transfer from one register to another in symbolic form by means of replacement operator
- ⇒ The statement $R_2 \leftarrow R_1$
denotes a transfer of the content of register R_1 into register R_2
- ⇒ The destination register (R_2) has a parallel load capability
- ⇒ The transfer occurs only under a pre-determined control condition
 $Sf (P=1)$ to $(P_2 \leftarrow R_1)$
where P is a control signal generated in the control section
- ⇒ It is sometimes convenient to separate the control variables by specifying a control function (terminated by colon)
- ⇒ A control function is a Boolean variable that is equal to 1 or 0

$$P: R_2 \leftarrow R_1$$

⇒ It symbolizes the requirement that the transfer operation be executed by the hardware only if $P=1$


- Transfer from R_1 to R_2 when $P=1$



Block diagram

→ It depicts the transfer from R_1 to R_2

→ The letter n could be used to indicate any no. of bits for registration



Timing diagram
Transfer occurs here

⇒ P is activated in the control section by the rising edge of a clock pulse at time t

⇒ The next positive transition of the clock at time $t+1$ finds the load input active and the data inputs of R_2 are then loaded into the register in parallel


⇒ Even though the control condition such as P becomes active just after time t , the actual transfer does not occur until the register is triggered by the next positive transition of the clock at time $t+1$

- Basic symbols for Register Transfer

Symbols	Description	Examples
Letter (and numerals)	Denotes a register	MAR, R2
Parathesis ()	Denotes a part of a register	$R_2(0,7)$, Re(L)
Arrow \leftarrow	Denotes transfer of information	$R_2 \leftarrow R_1$
comma ,	Separate two micro operations	$R_2 \leftarrow R_1$ $R_1 \leftarrow R_2$

6. Non - Neumann vs Harvard architecture


A. Non - Neumann Architecture :



Von Neumann architecture merges data and instruction memory sharing a bus for both, which can create a bottleneck due to limited bandwidth

Harvard Architectures

Harvard architecture, on the other hand, separates instruction and data memory using distinct buses, which can enhance performance but requires a more complex design



Von - Neumann architecture	Harvard architecture
content of the memory is organized and all installed memory can be used	Two memories with two buses allow parallel access to data access and instructions
One bus is simpler for the Control unit design	Control unit for two buses is more complicated and more expensive
computer with one bus is cheaper	Program can't write itself
Error in a program can rewrite instruction and crash program execution	Both memories can use different sizes

Development of the control unit is cheaper and faster	Development of complicated control unit needs more time
Data and instruction is accessed in the same way. One Bus is a bottleneck.	Free data memory can't be used for instruction and vice versa.
Memory: Data and program are stored in same memory	Memory Data and program are stored in different memory.
Memory type: It has only RAM for data & code	Memory Type: It has only RAM for Data & ROM for code
Buses: common bus for address & Data/Code	Buses: separate bus for address & Data/Code
Program execution: code is serially executed and takes more cycle	Program execution: code is executed in parallel with data so it takes less cycle.
Data/Code Transfer: Data or code in one cycle	Data/Code Transfer: Data and in one cycle
control signals: less	control signals: more
space: less space	space: more space
cost: less	cost: costly.