# PARIBALAN K

Electronics and Communication Engineering Student

+91 9080382211 | pari707queen@gmail.com || Portfolio

## EDUCATION

B.E. Electronics & Communication
University College of Engineering Trichy
2023 – 2027 | CGPA: 7.5

Higher Secondary (12th) RC Hr Sec School, Trichy Percentage: 71%

SSLC (10th) RC Hr Sec School, Trichy

## SOFT SKILLS

- Communication skills
- Problem-solving ability
- Teamwork
- Time management
- Adaptability
- Critical thinking
- Leadership
- Presentation skills
- Professional attitude
- Continuous learning mindset

## TECHNICAL SKILLS

- **Languages and Libraries**: Python, Pandas, NumPy, Matplotlib, ML Models, C, MATLAB,Java, Verilog HDL, Embedded C, HTML
- **Tools & SW:** Xilinx Vivado, Xilinx ISE, MATLB, ProteusVSM, Keil, Anaconda, VSCode, GitHub, Vercel, CANoe,
- **Core Domain:** Circuit Design & Simulation
- **Data analytics skills:** Data cleaning, Data Manipulation, EDA – Exploratory Data Analysis, Data Visualization, Data Extraction, Prediction using ML Models

## LANGUAGES

- Tamil (Native)
- English (Proficient)

## PROFESSIONAL SUMMARY

Electronics and Communication Engineering graduate with a strong foundation in VLSI Design, Embedded Systems, IoT, Analog and Digital Circuit Design, Digital Signal Processing, and hardware-based system development. Hands-on experience through internships and academic projects involving digital circuit design and simulation, Digital VLSI design, FIR low-pass filter implementation using Distributed Arithmetic, and image processing-based embedded applications.
Passionate about Data Science using Python, with skills in data pre-processing, analysis, visualization, and machine learning. Adept at combining engineering problem-solving with data-driven approaches to develop practical solutions and derive meaningful insights from complex datasets.

## INTERNSHIP

**Internship in Design and Analysis of Digital VLSI and FIR Low Pass Filter Implementation using Distributed Arithmetic**
National Institute of Technology, Tiruchirappalli | January 2026 – February 2026

- Designed and simulated digital circuits using Verilog HDL and Xilinx Vivado.
- Implemented and analysed a FIR Low Pass Filter using the Distributed Arithmetic technique.

## PROJECTS

**FIR Low Pass Filter Implementation using Distributed Arithmetic**
**Tools:** Xilinx Vivado, Verilog HDL

- Designed and implemented a FIR Low Pass Filter using the Distributed Arithmetic technique in Xilinx Vivado.
- Verified functionality through simulation, timing analysis, and performance evaluation.

## CERTIFICATIONS

- Completed the **IoT and Robotics** Workshop at **Sona College of Technology**, Salem (March 2026).
- Successfully completed the **Introduction to Data Science** course by Infosys Springboard. (July 2026)