# Naveena K

*Electronics & Communication Engineering Student*

+91 8197308109 | naveenkrishnamurthy2006@gmail.com | www.linkedin.com/in/naveenak2006 | Chitradurga, Karnataka

## PROFESSIONAL SUMMARY

Electronics and Communication Engineering student with a strong interest in VLSI, Digital Electronics, and semiconductor technology. Possess a solid foundation in Verilog HDL, Digital Logic Design, C programming, and Python, developed through academic projects, technical workshops, and hands-on simulation-based projects. Interested in RTL Design and FPGA-based digital systems, with a passion for learning industry-relevant technologies. Seeking an internship opportunity to apply my technical knowledge, gain practical industry experience, and grow into an industry-ready VLSI engineer.

## EDUCATION

**B.E., Electronics and Communication Engineering (VTU)** — Expected 2028
SJM Institute of Technology (SJMIT), Chitradurga | CGPA: 7.75 / 10.0

**Pre-University (Class XII), Presidency College, Sira** — 89%

**Class X, MDRS (34), Yalladakere** — 88%

## TECHNICAL SKILLS

- Programming: C (basic), Python (basic) , Verilog HDL
- VLSI & Digital Design**:** RTL Design (Basic), Digital Logic Design, FPGA Fundamentals, Verilog Simulation
- Core Subjects: Digital Electronics, Analog Electronics, Electronic Devices, Microprocessors & Microcontrollers
- Tools & Technologies: Xilinx Vivado, FPGA Simulation, Arduino UNO

## PROJECTS

**4-Bit Ripple Carry Adder using FPGA FPGA Project**
Designed and implemented a 4-bit Ripple Carry Adder using Verilog HDL and synthesized and simulated the design in Xilinx Vivado.

**Binary to Gray Code Converter Digital Design Project**
Designed and simulated a 4-bit Binary to Gray Code Converter using Verilog HDL.

## CERTIFICATIONS & TRAINING

- IBM SkillsBuild — AI Litercy
- NIELIT (Govt. of India) — O Level - Internet of Things and its Applications
- SimpliLern Skillbuid — VLSI
- Coursera — Buid a free website with wordpress
- SimpliLern Skillbuid( Microsoft ) — Introduction to MS Exel

## ONGOING LEARNING

- unlox — Generative AI

## PROFESSIONAL EXPOSURE

- Secured 2nd Place in Technical Paper Presentation — *"Automatic Intelligence Waste Segregation System"*, S.J.M Institute of Technology
- Participated in IMPULSE-2026 — Bapuji Institute of Engineering and Technology (BIET), Davanagere
- Developed an FPGA-Based UART Transmitter & Receiver using Verilog HDL and Xilinx Vivado
- Designed and Simulated a 4-Bit Ripple Carry Adder using Verilog HDL
- Designed and Implemented a 4-Bit Binary-to-Gray Code Converter using Verilog HDL in Xilinx Vivado

## LANGUAGES

English, Kannada

## PORTFOLIO WEBSIE

https://naveenakportfolio.ai.studio