

8051 MC (microcontroller)


Addressing Modes

→ Addressing mode refers to the way in which the operand of an instruction is specified.

- (1) Register addressing
- (2) Direct byte addressing
- (3) Register indirect addressing
- (4) Immediate addressing.
- (5) Register ~~specifie~~ specification
- (6) Index add
- (7) stack addressing mode .

Register addressing

8051 access eight 'working registers' ($R_0 - R_7$). The programmer can select a register bank by modifying the bits 4 & 3 in the PSW.



Ex

MOV A, R₃

This addressing mode involves the use of registers to hold the data to be manipulated.

Ex MOV PSW, # 00001000 B
MOV A, R3 }
ADD A, R4 } to add the content
of reg R3 & R4
from bank ?

Direct addressing

In this type the operand is specified with in instruction as a direct M/r location.

Ex MOV A, 50H : load byte from add 50H in to A.

Register Indirect addressing

In this addressing mode R0 & R1 of the each register bank can be used as an index (08) points reg. R0 & R1 point to the contents in the RAM. The instruction with indirect addressing uses the "@" sign.

In this type the operand is specified with in instruction as a register that points a particular M/r location (Indirectly pointing the M/r location).

Ex MOV A, @ R0 : load the content pointed by R0 in A.

Immediate Addressing mode

In this type ; the operand is specified with in instruction as an immediate data sign '#' indicates it is a immediate add mode.

Ex MOV A, #52

Index add

only program mem can be accessed in the index addressing . Either the D PTR or PC can be used as an index register.

Ex Read data from the program Mem

MOV CA, @ A + D PTR

This instruction adds the unsigned 8-bit & accumulator contents in to 16-bit data pointer & uses the sum as an address from which byte to be moved into accumulator.

stack addressing

It is a type of direct addressing mode in which stack instructions PUSH & POP are used.

PUSH R4 : PUSH R4 on to stack

Instruction set of 805

- Data transfer instruction
- Arithmetic instruction
- logical instruction
- boolean instruction
- branching instruction

(4) Data transfer group

MOV <dest>, <source>

- (1) MOV A, Rn (copy the content of register
en MOV A, R0 bank to accumulator)
- (2) MOV Rn, A
en MOV R0, A.
- (3) MOV A, direct (copy the contents of add
specified with instruction
en MOV A, 30H. to A..
- (4) MOV direct, A
en MOV 20H, A.
- (5) MOV A, @Ri (copy the contents of
the add in Rⁱ to A)
MOV A, @R1 : This instruction copies the
content of mem location
whose add is specified
in Reg R1 from selected
reg bank

(6) $\text{MOV A, } \# \text{data}$
load the given data in to A.
Ex $\text{MOV A, } \# 30H$.

(7) MOV Rn, direct
Ex $\text{MOV R1, } 40H$
copy the contents of $40H$ mem
add in to $R1$ reg.

(8) $\text{MOV Rn, } \# \text{data}$
 $\text{MOV R2, } \# 20H$

(9) MOV direct, A
Ex MOV 20H, A

(10) MOV direct, Rn
Ex MOV 30H, R2

(11) $\text{MOV direct, direct}$
 MOV 20H, 30H

(12) $\text{MOV direct, } @Ri$

Ex $\text{MOV 20H, } @R3$
copy the content of the mem location
whose add is given by reg Ri (i.e. $R3$)
in to mem location whose address is
 $20H$.

(13) MOV direct, # data

ex MOV 30H, # 12H

(14) MOV @Rⁱ, A

ex MOV @ Rⁱ, A

copies the content of A to mem loc'n
whose add is given by reg Rⁱ

(15) MOV @Rⁱ, direct

ex MOV @ Rⁱ, 30H.

(16) MOV @ Rⁱ, # data

ex MOV @ Rⁱ, # 30H.

(17) MOV DPTR, # data 16

ex MOV DPTR, # 1234H

the data pointer is loaded with the
16-bit.

the second byte (DPL) is the high-order
byte, while the (DPH) holds low
order byte.

ex this instruction loads the value
1234H in to data pointer

$$DPH \leftarrow 12H$$

$$DPL \leftarrow 34H$$

Instruction to access external data mem

- 1) MOVX A, @Ri
copy the contents of the external address in Ri to A.
- 2) MOVXA, @R0 , this instruction copies data from the 8-bit address in $R0$ to A.
- 3) MOVX @DPTR, A .

Instructions to Access External ROM/ Pgm Mem

- 1) MOVX A, @A+DPTR.
copy the contents of external ROM address formed by adding A and the DPTR to A.
 - 2) MOVX A, @A+PC
copy the contents of external ROM address formed by adding A and the PC, to A.
- ~~Stack instruction~~
- 1) PUSH direct : push onto stack
 - 2) POP direct : pop from stack.

Data Exchange instructions

- 1) XCH A, Rn ; Exchange data bytes b/t Reg Rn and A
or XCH A, RO
- 2) XCH A, direct ; Exchange data bytes b/t address directly given within instruction and A.
Ex XCH A, 20H
- 3) XCH A, @Ri ; Exchange data bytes between A and address in Ri
Ex ~~M0~~.
- 4) XCHD A, @Ri ; XCHD exchanges the low-order nibble of the Accumulator (3-0) with that of the internal RAM location indirectly addressed by the specified register. The high-order nibble (bits 7-4) of each reg are not affected.

MOV DPTR # data

immediate data is moved to data pointer.

Arithmetic

Instructions

1) ADD

ADD A, B

2) ADDD

1) Addition

ADD

1) ADD A, Rn

Ex ADD A, R2 ; adds content of A & R2

2) ADD A, direct

Ex ADD A, 20H

3) ADD A, @Ri ; add the content of A
a mem whose address

Ex ADD A, @R2 is given by reg R2

4) ADD A, # data

Addition with carry

1) ADDC A, Rn

2) ADDC A, direct

3) ADDC A, @Ri

4) ADDC A, # data

Subtraction

SUB

- 1) SOBB A, Rn
- 2) SUBB A, direct
- 3) SUBB A, @Ri
- 4) SOB B A, # data

Multiplication

MUL AB

multiply the bytes in A & B,
high order byte of result is stored in B,
the lower order byte is stored in A:
the overflow or flag is set if the
result exceeds (15 bits)

Division

DIV AB

divide the byte in A by the byte B.
put the quotient in A & the remainder
in B set the ov flag to 1 if B=00h
before the division.

(1)

INC Source

Add 1 to source

INC source

source \leftarrow source + 1

(2) DEC source

source \leftarrow source - 1

INC

INC @Rⁱ

1) INC A

2) INC Rⁿ

3) INC direct

4) INC DPTR.

DEC

1) DEC A

2) DEC Rⁿ DEC @ Rⁱ

3) DEC direct

4) DEC @ Rⁱ

DA A

Decimal-adjust accumulator
for addition

Logical Instructions

1) ANL - AND logic

ANL destination, source

e.g. ANL A, B

2) ORL - OR logic

ORL D, S

e.g. ORL A, B

3) XRL - XOR logic

XRL destination, source

e.g. XRL A, B

4) CPL - complement logic

CPL A

5) CLR - clear logic

CLR A

6) RRA Rotate right

7) RLA Rotate left

8) RRC - Rotate right with carry

g) RLC - Rotate left with carry.

Boolean Instructions

- 1) CLR :- clear a bit /cy flag.
- 2) SET B - Set a bit /cy flag
- 3) CPL - complement a bit /cy flag
- 4) JC /JNC - Jump on carry / Jump on No carry

Jump to a relative address if CY is set / cleared.

- 5) JB /JNB - bit is set / cleared
- 6) JBC - Jump to a relative address if a bit set & clear the bit
- 7) ORL / ANL → OR / AND operation of a bit with CY flag.
- 8) MOV - data transfer b/n a bit & CY flag.

Branching Instructions

CALL & RETURN -

calls may be short & long range
addressing returns us to any long range
address in memory

Relative (short) range :- +127 to -128
(+7F to -80H)

Absolute range : 0000H to 0FFF H

long range : 0000H to FFFFH

There are two subroutine-call instruction
LCALL (long call) & ACALL (Absolute or
short call)

ACALL S add :-

call the routine located at absolute
short address.

L CALL D add :-

call the routine located at absolute
long address.

RET - Return to

Return :-

RET :- Return to anywhere in the program
at the address found on the top of two
bytes of stack.

RET I :- Return from a routine called
by hardware interrupt & reset the interrupt
logic.

Branching Instructions

JUMP :-

JUMPS alter program flow by replacing the PC contents with the address of JUMP address.

JUMPS have the following ranges.

Relative: Up to PC + 127 bytes, PC - 128 bytes away from the PC.

Absolute short: anywhere on a 2K-byte
Absolute long: " in a program memory

JUMP opcodes can test an individual bit / byte.

The bit jumps are shown below.

JC radd - Jump relative if carry flag is set.

JNC radd - Jump " cleared.

JB b, radd - Jump relative if addressable bit is set to 1.

JNB b, radd - " " " " bit is cleared to 0.

JBC b, radd - Jump relative if addressable bit is set to 1 & clear bit to 0.

JZ rel : Jump if Accumulator is zero

JNZ rel : not zero

JG rel : Jump } carry flag is set

JNC rel : cleared

JB b, rel : Jump if direct bit set

Description: If the indicated bit is one
Jump to address indicated.

JNB b, rel : Jump if direct bit not set.

JBC bit, rel : Jump if direct bit is set
& clear bit.

Description: If the indicated bit is one
branch to the address indicated
The bit will not be cleared if
it is already zero.

~~④~~ Byte Jumps

CJNE : CJNE destination, source, address
compares destination & source ; Jump to
address if not equal.

DJNZ : DJNZ destination, address.

Decrement destination by one.

Jump to address if result is not zero.

unconditional Jumps

JMP @ A + DPTR - Jump to 16-bit add formed by adding A to DPTR.

AJMP S add

Z JMP \$ add

S JMP r add

NOP :- No operation


Interrupts of 8051 :-

It provides 5 vectored Interrupts

- (1) INT0 → External interrupt - 0
- (2) TF0 - Timer-0 overflow interrupt
- (3) TF1 - Timer-1 overflow "
- (4) INT1 - External interrupt - 1
- (5) RI/TI - Serial port interrupt.

ANR RISC MC

Timer / counter 1 control Reg A - TCCR1A



COM1A1, COM1A0 : compare o/p mode 1
Bit 1 & 0

COM1A 1	COM1A 0	Description
0	0	T/C 1 disconnected from output OC1 (o/p compare)
0	1	Toggle the OC1 o/p line
1	0	clear the OC1 o/p line(0)
1	1	Set the OC1 o/p line(1)

PWM11, PWM10 : pulse width modulator
select bits

which selects the PWM operation of T/C 1

PWM11	PWM10	Description
0	0	PWM oper'n of T/C disabled.
0	1	Timer/counter 1 is an 8-bit PWM
1	0	T/C 1 is 9-bit PWM
1	1	T/C 1 is 10-bit PWM

~~Timer~~ Timer/counter 1 control Reg B

TCCR1B

ICNC1	ICES1	-	-	CTC1	CS12	CS11	CS10
R/w	R/w			R/w	R/w	R/w	R/w

ICNC1: I/p capture1 Noise canceller
when this bit is 3e10 the i/p capture trigger noise canceller function disabled.

ICES1: I/p capture edge select
If this bit 0 , T/c .1 contents are transferred to the I/p capture register (ICR) on falling edge of the i/p capture pin (ICP).

If this bit 1 , T/c .1 contents are transferred to the ICR on raising edge of the i/p capture pin (ICP)

CTC : clear Timer/counter 1 on compare match

If it is set T/c -1 is reset to 0000 H in the clock cycle after a compare match.

If it is cleared T/c 1 continues counting & unaffected by a compare match.

CS12, CS11, CS10 clock select bits.

these bits defines the prescaling source of T/c 1.

CS12	CS11	CS10	Description
0	0	0	T/c -1 is stopped
0	0	1	No prescaler
0	1	0	prescaler i.e divide CLK by 8
0	1	1	divide CLK by 64
1	0	0	" " " 256
1	0	1	" " " 1024
1	1	0	increment timer 1 on falling edge T1 pin
1	1	1	increment timer 1 on T1 pin rising edge.

Timer / counter O/P compare reg h

- It is a 16-bit R/W register
- It contains the data to be continuously compared with Timer / counter.

Timer / counter 1 I/p capture regt

It is a 16-bit register. & ~~no~~

Read only register

→ When the rising or falling edge of the signal at the I/p capture pin is detected, the current value of the Timer / counter 1 is transferred to the I/p capture register.

Interrupts

(Interrupt Vector Table)

S.NO	program vector	source	Interrupt definition
1	000 H	RESET	H/w pin, power on Reset and Watch dog Reset.
2	001 H	INT0	External interrupt Request 0
3	002 H	INT1	External interrupt Request 1
4	003 H	Timer1 cap1	Timer / counter 1 capture event
5	004 H	Timer1 COMP1	Timer / counter 1 compare match
6	005 H	Timer1 OVFL	Timer / counter 1 overflow
7	006 H	Timer0 OVFL	Timer / counter 0 overflow
8	007 H	UART, RX	UART, RX complete
9	008 H	UART, UDRE	UART, Data Reg empty
10	009 H	UART, TX	UART, TX complete
11	00A H	ANA - comp	Analog comparator

Interrupt Structure :-

- AVR provides 10 different interrupt sources. These interrupts & the reset vector each have a separate program vector in program memory space.
- Each interrupt is assigned individual enable bits that must be set together with the I-bit in the status register to enable the interrupt.
- The lowest address in the program memory space are automatically defined as the Reset & interrupt vectors.
- priority levels of diff interrupt are given by the interrupt vector table.
- The lower the address, the higher the priority level.

The AVR has three sources of reset:

- power-on Reset
- External Reset
- watch dog reset.

Registers in AVR (AT90S2313)

1) General Interrupt Mask Register - (GIMSK)
8-bit Reg

7	6	5	4	3	2	1	0
INT1	INT0	-	-	-	-	-	-
R/W	R/W	Reserved					

INT1 :— External interrupt request 1

If INT1 = 1 & I = 1 in Status Reg
the external interrupt 1 is enabled.

INT0 :— External interrupt request 0.

If INT0 = 1 & I = 1 in Status Reg
external interrupt 0 is enabled.

General Interrupt flag Register (GIFR)
8-bit Reg


7	6	5	4	3	2	1	0
INTF1	INTF0	-	-	-	-	-	-

INTF 1/0 :— External interrupt flag 1/0

→ when an edge on the INT1/0 pin triggers an interrupt Req, the corresponding flag INTF 1/0 becomes Set.

→ If I=1 & INT1/D = 1 in GIMSK, then the uc will jump to the interrupt vector. the flag is cleared when the interrupt routine is executed.

Timer / counter Interrupt mask register ✓
 TIMSK — 8-bit Reg



TOIE1 :- Timer/counter 1 overflow interrupt enable

→ when \oplus TOIE1 = 1, I=1 in SReg, the Timer/counter - 1 overflow interrupt is enabled.

OCIE1A :- Timer/counter - 1 o/p compare match interrupt enable

→ when OCIE1A = 1, I=1 in SReg T/c-1 compare match interrupt is enabled.

TICIE1 :- T/c-1 P/P capture IE 1 -

→ when TICIE1 = 1, I=1 in SReg, the T/c-1 i/p capture event interrupt is enabled

TOIE0 (Timer/counter 0 overflow IE)

when TOIE0 = 1 & I=1 in SReg the Timer / counter overflow interrupt is enabled.

Timer/counter Interrupt Flag Reg ✓ (TIFR)



TOV1 ← T/c-1 overflow flag.

when it is set, the overflow occurs
in T/c-1

OCF1A ← o/p compare flag 1A.

→ when it is set, the compare match
occurs b/n the T/c-1 & the
data in o/p compare Reg 1A.

ICF1 ← o/p capture flag 1

If ICF1 = 1, it indicates the
T/c-1 value has been transferred
to DCR1.

TOV0 ← T/c-0 overflow flag

when it is set, the overflow occurs
in T/c-0.

MCU control register :- MCUCR

8-bit Reg

The MCU control Reg contains control bits for general MCU functions.

7	6	5	4	3			
-	-	SE	SM	ISC11	ISC10	SC01	ISC00

SE - sleep enable

The SE bit must be set to make the MCU enter the sleep mode, when sleep instruction is executed.

SM - sleep mode.

This bit selects b/w two available sleep modes.

SM = 0 Idle mode

SM = 1 power down mode.

ISC11, ISC10 :- Interrupt sense control 1 bit & bit 0

ISC11	ISC10	Description
0	0	The lower level of INT1 generates an interrupt req
0	1	Reserved
1	0	The falling edge of INT1 generates an interrupt Req
1	1	The raising edge of INT1 generates an interrupt Req

ISC01, ISC00 ↳ Interrupt Sense control 0
bit 1 & bit 0

ISC01	ISC00	description
0	0	The low level of INTO generates interrupt Req.
0	1	Reserved
1	0	The falling edge of INTO generates interrupt Req.
1	1	The raising edge of INTO generates interrupt Req.