locality of deterence: Analysis of a large no. of typical programs has shown that the references to memory at any given interval of time tend to be confined within a few localized areas in memory govi of the execution time spent in executing 10% of the code } when a program loop is executed, the cpu repeatedly refers to the set of instructions that; constitute the loop. Every time a given subroutine is called, its set of instructions are fetched from Memory. Thus loops & subvoutines tend to localize the references to memory for fetching instructions. -) sometimes memory references to data also tend to be localized. - Over a short interval of time, the addresses generated by a typical program refer to a few bedized areas of memory repeatedly, while remainder of memory is accessed relatively infrequently. If the active portions of the program & data are placed in a fast small memory, the avg memory access time can be reduced, thus reducing the total execution time of the program. Such a fest small memory is referred to as a cache Memory is placed between CPU & Main Memory. The cache memory access time is less than the access time of main memory by a factor of 5 to 10. The cache is the fastest component in the memory Scanned by CamScanner

- -> The Fundamental idea of cache organization is that by keeping the most frequently accessed instructions & data in the fast cache Memory, the avg memory access time will approach the access time of the eache.
- > The basic operation of the cache: when the cpu needs to access memory, the cache is examined. If the word is found in cache, It is read from fast memory.

If the word addressed by the CPU is not found in the cache, the main memory is accessed to read the word. A block of words containing the addressed one (just accessed) is then transferred from main memory to cache Memory.

Hit ratio:

The performance of cache Memory is measured in terms of a quantity called hit ratio.

Hit; when epu refers to memory & finds the word in cache, It is said to produce a hit.

Miss: If the word is not found in cache, It is in main memory & It counts as a Miss. no of hits

hit ratio = -

total cpu references to Memory (hits + misses)

no. of hits

no. of hits + no. of misses


The avg memory access time of a computer system can be improved considerably by use of a cache

mer i kreeklis eddin

Mapping :

The transformation of data from main memory to carrie memory is referred to as a mapping process.

- There are 3 types of mapping procedures:
 - 1. Associative Mapping
 - a Direct Mapping
 - 3. set-associative Mapping




tigi Example of cache Memory The above example is considered in having detailed explanation of mapping techniques. Hain memory is of Size 32K words, & each

cache memory is of size 512 words of 12 bits each

Main memory size = 32 K words = 215 words =) 15 bits addressing for main memory

Associative Mapping: The fastest & most flexible cache organization Uses alle Mon Associative memory. The associative memory stores both the address & content(data) of the memory word.

) Any word in mouin memory can be stored in any location of the cache, as total main memory Address is stored along with word.



alled as TAGI
Data => word

- Rig: Associative mapping cache (All numbers in octal)
- -) A cpu Address of 15 bits is placed in the argument register & the associative memory is searched for a matching address.
- -) If Address is found, the corresponding 12-bit data is read & sent to the CPU. If no match occurs, the main memory is accessed for the world
- -> If miss occurs, that address-data pair is then teamsferred to the associative eache memory.
- Jf cache is full, an address-data pair must be replaced with missed address-data pair The decision as to what Pair is replaced is determined from replacement Algorithm

 [E1:- First in First Out (FIFO) replacement police.

Associative memories are expensive compared to random- acress memories because of added logic associated with each cell. The The CPU Address is divided into two fields least significant bits = Index field (word offset) equal to no. of bits used for cache addressing remaining bits = TAG field In the example considered, a bits are considered for word offset éds cache size 512 words = 29 words Temaining are 6 bits = considered as TAG bits n = no. of bits for 6 bits 9 bits Main memory Adderssing Index TAG k = no. of bits used for (h-K) k bits bits cache Addressing 6 bits a bits TAG Index 000 00 000 32K × 12 512×12 ·Octal Main Memosy cache Hemory Address octal Address= 15 bits Address= 9 bits Address ! Data = 12 bits Data = 12 bits निम नमन Addressing relationships b/w Main memory & Cache Memory

- The Each word in cache consists of the data word with associated tag. When a new will is first brought into the cache, the tag bits are stored alongside the data bits.
- Thun cpu generates a memory request, the standard field (word offset) is used for the address to access the cache. The TAA field is compared with TAA bits stored in the cache If the 2 tags match, there is a hit. otherwise me If there is a miss, required word is read from main memory, I then stored in the cache together with the rew tag replacing the previous value.

Disadvantage of Direct Mapping is that the hit ratio can drop considerably if two/more words whose addresses have same Index (but different tags are accessed repeatedly.

61! - Direct Mapping cache organization example Address. Memory data 1220 00000 Inder Address TAG word / data 000 00 1220 00777 2 3 40 3 4 50 01000 345 1234 01777 14560 5670 02000 777 02 6710 02345 1334 (b) cache Memosy 02 777 67 10 (a) Main memory

In the enample, At an Inden address (000, 345 -only word can be stored. with the Index 000, different Tags, are possible 00, 01, 02 --- 77 suppose that cpu wants to access the word 02000. at address At Index 000, the cache Memory has the word with TAG 00 but not 02. so It is a Miss. i, main memory is accessed & data word 5670 {which is at 02000} is transferred to the cache by replacing the word 1220. >) The direct mapping example described uses a block size of one wood. A block may contain more than one word. -) The Index field is now divided into 2 parts. the block field & word field. The address from cpu is divided as TAG block word offset Index bits equal to no. of bits in cache address consider the block size of 8 words. Taken dimonify to esquisite = 64 blocks in no. of blocks in cache = = 26 blocks block object = 6 bits In each block, & words (22 words) word offset = 3 bits Therefore 9 bit Index field is divided into (TAG | Block | WOLD 6 bits block offset 3 bits world offset.

6:- Direct Mapping cache with block size 2brow 8 to

| | | | | V. V. |
|-------|--|-------------|------------|-----------|
| | Inder | TAG | word da | fa |
| | 000 | OI | 3 450 | 1 |
| Block | 1.1.1 | | | |
| | 007 | 01 | 8629 | |
| Bloc | 010 | | | |
| 1 | A STATE OF THE STA | V. N. N. | | |
| | 017 | | Brown | Milya. |
| 1 | 5 | | B | The state |
| | i Ann | | A. | |
| | | | 1 1 | |
| | | 1 | | |
| | 770 | 02 | 2 | |
| Slock | 7 70 | 02 | in the | * ** |
| 63 | | | | ilear i |
| V. | 777 | | 6710 | |
| | | The section | 4-340-1-40 | |
| | 1. | | | |

C. LANON S. C.

Everytime a miss occurs, an entire block of 8 words must be toansferred from main memory to cache memory. Although this takes extractime, the hit ratio will most likely improve with a larger block size because of sequential nature of computer programs.