


## 8051 Architecture :-

It is an 8-bit Microcontroller. It is built with 40 pins 4KB ROM, 128 bytes of RAM storage, 2 16-bit timers. It consists of four parallel 8-bit ports which can be programmable as well as addressable. An onchip crystal oscillator is integrated in the MC having frequency of 12MHz.



## Oscillator :-

A Microcontroller is a sm of F/F's or synchronous devices. In order to operate this synchronous devices we require a clk sig which is generated by oscillator, whose freq is from 4MHz - 30MHz

If freq ↑(high) ⇒ processing speed of uc is high


If freq is low ⇒ processing speed of uc is low

## ALU :- (cpu)


It is 8-bit ALU which performs 8 bit Arithmetic & logical operations.

## BUS control :-

## 8051 Architecture :-



EA	SYSTEM Timing
ALE	Byte bit Address
PSEN	System interrupts
XTAL1	Timers
XTAL2	data buffers
Reset	MLV control
V <sub>CC</sub>	
GND	



The 8051 architecture consists of these specific features

- Eight bit CPU with registers A and B.
- 16 bit PC and data pointer (DPTR).
- Eight bit PSW
- 8-bit SP
- Internal ROM or EEPROM of 0 - 4 KB
- Internal RAM of 128 bytes.
  - i) 4 Registers banks, each containing 8 Reg's
  - ii) 16 bytes which may be addressed at bit level
  - iii) 80 bytes of General-purpose data m/w
- 32 I/O pins arranged as 4, 8bit ports
- 2, 16 bit Timer/Counters : T<sub>0</sub> & T<sub>1</sub>
- Full duplex serial data T<sub>xer</sub> / R<sub>xer</sub> : SBUF
- Control registers : TCON, TMOD, SCON, PCON, IP, IE
- 2 external & 3 internal interrupt sources
- Oscillators & clock CKT.

## A and B CPU Reg's

The 8051 contains 34 General purpose registers. Two of these registers are A, B. The other 32 are arranged as part of internal RAM in four banks, B<sub>0</sub>-B<sub>3</sub>, of eight registers each named R<sub>0</sub> to R<sub>7</sub>.

The Accumulator register is used for many operations, including addition, subtraction, integer multiplication and division and boolean bit manipulation. The A-reg is also used for all data T/F between 8051 and any external m/r. The B-reg is used with the A-reg for multiplication and division operation.

## Program Status Word (PSW) :-

$\neq$	6	5	4	3	2	1	0
Cy	Ac	F <sub>0</sub>	RS <sub>1</sub>	RS <sub>0</sub>	OV	-	P

RS<sub>1</sub> - Register bank select bit 1

RS<sub>0</sub> - Register bank select bit 0

RS<sub>1</sub>      RS<sub>0</sub>

0	0	select Reg-bank 0
0	1	select Reg-bank 1
1	0	select Reg-bank 2
1	1	select Reg-bank 3

cy → It is set when there is a carry while  
Add<sup>n</sup> op<sup>n</sup> or borrow while subtr<sup>n</sup> op<sup>n</sup>, while  
JUMP, ROTATE and boolean inst<sup>n</sup>

AC → used / set for BCD Arithmetic

F<sub>0</sub> → user flag 0.

OV → used in arithmetic inst<sup>n</sup>.

- → for future use

P → even parity / odd parity is shown for  
contents of Reg-A




## Program counter and data pointer:-

The 8051 contains two 16-bit registers; the PC and data pointers. These are used to hold the address of a byte in M/R.

program inst<sup>n</sup> bytes are fetched from locations in memory that are addressed by the PC. The DPTR register is made up of two 8-bit registers, named DPH and DPL

## 8-bit stack pointer :-

It points the data which is most recent entry in stack. This SP is used by the 8051 to hold an address that is top of stack



The address held in SP register is the location is the location in internal RAM where the last byte of data was stored by a stack operation

## Internal RAM

128-byte of RAM is organized in 3 distinct areas.

- i) 32 bytes from 00h to 1Fh that make up 32 working registers organized as 4 banks of eight reg's each
- ii) A bit-addressable area of 16 bytes occupies RAM byte addresses 20h to 2Fh
- iii) A General purpose RAM area above bit area from 30h to 7Fh, addressable as bytes.

Bank 3	
IF	R7
IE	R6
ID	R5
IC	R4
IB	R3
IA	R2
I9	R1
I8	R0
Bank 2	
IF	R7
IG	R6
IS	R5
II	R4
IB	R3
II	R2
I1	R1
I0	R0
Bank 1	
OF	R7
OE	R6
OD	R5
OC	R4
OB	R3
OA	R2
O9	R1
O8	R0
Bank 0	
07	R7
06	R6
05	R5
04	R4
03	R3
02	R2
01	R1
00	R0

Reg's - 32

2F
2E
2D
2C
2B
2A
29
28
27
26
25
24
23
22
21
20

bit Addressable



30

General purpose

## special function Reg's :-

Name      function.

A      ACCUMULATOR

B      ARITHMETIC

DPH      Addressing external M/R

DPL      Addressing external M/R

IE      interrupt enable control

IP      interrupt priority

PCON      power control


SCON      serial port control

SBUF      serial port data buffer

All are 8-bit Reg's

2TIMERS are 16-bit Reg's

Pin diagram :-



EA - External enable access

PSEN - prog. store enable

Pins 1-8 :- These pins are known as P-0. This port doesn't serve any other function. It is internally pulled up, bi-directional I/O port.

Pin 9 :- It is used to reset the MC to its initial values i.e. Reset pin

Pin 10-17 :- These are port-③ pins. It also serves function like

P3.0  $\rightarrow$  RXD i.e. Receiving data pin in serial commn

P3.1  $\rightarrow$  TXD i.e. Transmitting data in serial commn

P3.2  $\rightarrow$   $\overline{\text{INTO}}$   
P3.3  $\rightarrow$   $\overline{\text{INTI}}$  } External interrupts

P3.4  $\rightarrow$  T<sub>0</sub>  
P3.5  $\rightarrow$  T<sub>1</sub> } Timers

P3.6  $\rightarrow$   $\overline{\text{WR}}$  i.e. Writing the data by MC

P3.7  $\rightarrow$   $\overline{\text{RD}}$  i.e. Reading the data by MC

Pins 18-19 :- These pins are used for interfacing an external crystal to get S/M clock

Pin 20 :- VSS for Ground references

Pins 21-28 :- These are port-② pins. Higher order address bus signals are also multiplexed using this port.

Pin 29 :- PSEN - prog. store enable

This is used to read a signal from external  
prog. M/r

pin - 30 :- EA - External Access.

It is used to enable / disable the external  
m/r interfacing

pin - 31 :- ALE - Address latch enable

It is used to demultiplex the address - data  
signal of port - 0

Pins 32 - 39 :- port - 0

Lower order Address & data bus signals are  
Multiplexed using this port

pin 40 :- Vcc  $\rightarrow +5V$

This is used to provide power supply to ckt.


## 8051 M<sub>1</sub>R organization :-

The 8051 MC M<sub>1</sub>R is divided into prog. M<sub>1</sub>R and data M<sub>1</sub>R. Program Memory (ROM) is used for permanent saving program being executed, while data M<sub>1</sub>R (RAM) is used for temporarily storing and keeping intermediate results and variables.

### Program M<sub>1</sub>R (ROM)

Prog. M<sub>1</sub>R is used for permanent saving prog. The 8051 executes programs stored in prog. M<sub>1</sub>R only. 8051 M<sub>1</sub>R organization allows external prog. M<sub>1</sub>R to be added. This Addn of external prog M<sub>1</sub>R depends on pin EA logical state.


$$EA_{pin} = 1$$



## Internal data M|R (RAM)

128 byte of RAM is organized in 3 distinct areas

- i) 32 bytes from 00h to 1Fh that make up 32 working Reg's organized as 4 banks containing eight registers of each bank
- ii) A bit addressable area of 16 bytes occupies RAM byte Addresses 20h to 2Fh
- iii) A General purpose RAM area above bit area from 30h to 7Fh addressable as bytes



Interrupts of 8051 :- It provides 5 vectored interrupts

- i)  $\overline{\text{INTO}}$  - External interrupt-0
- ii)  $\text{TF0}$  - Timer-0 overflow interrupt
- iii)  $\text{TF1}$  - Timer-1 overflow interrupt
- iv)  $\overline{\text{INTI}}$  - External interrupt-1
- v)  $\text{RI/TI}$  - serial port interrupt

$\overline{\text{INTO}}$  &  $\overline{\text{INTI}}$  are external interrupts whereas  
Timer & serial port interrupts are generated internally.  
Each interrupt can be enabled or disabled by setting  
bits of the IE register and whole interrupt can  
be disabled by clearing the EA bit of same  
register.

### Interrupt Enable Register (IE)

This is responsible for enabling & disabling  
the interrupt

EA	-	-	ES	ET <sub>1</sub>	Ex <sub>1</sub>	ET <sub>0</sub>	Ex <sub>0</sub>
----	---	---	----	-----------------	-----------------	-----------------	-----------------

- EA — when EA = 0 it disables all interrupt  
when EA = 1 enables the interrupt individually
- ES — Enables / disables serial port interrupt
- ET<sub>1</sub> — Enables / disables timer 1 overflow interrupt
- EX<sub>1</sub> — Enables / disables External interrupt - 1
- ET<sub>0</sub> — Enables / disables timer 0 overflow interrupt
- EX<sub>0</sub> — Enables / disables External interrupt - 0

### Interrupt priority Reg :- (IP)

we can change the priority levels of the interrupts by changing the corresponding bits in IP register as shown in following figure

- i) If two interrupts of different priority levels are received simultaneously the request of highest priority level is served.
- ii) If the requests of the same priority levels are received simultaneously, then the internal polling sequence determines which request is to be serviced.

-	-	<del>PS</del>	PS	PT <sub>1</sub>	PX <sub>1</sub>	PT <sub>0</sub>	PX <sub>0</sub>
---	---	---------------	----	-----------------	-----------------	-----------------	-----------------

PX<sub>0</sub> - It defines the external interrupt 0 priority

PT<sub>0</sub> - It defines the Timer-0 interrupt priority

PX<sub>1</sub> - It defines the external interrupt 1 priority

PT<sub>1</sub> - It defines the timer-1 interrupt priority

PS - It defines serial port interrupt priority  
 clear → low priority ; set → high priority

### TCON Reg :-

It specifies the type of External interrupt to the Micro-controller

## Instruction set :-

The different types of Inst<sup>n</sup> under 8081 are

- i) Arithmetic inst<sup>n</sup>
- ii) Logical inst<sup>n</sup>
- iii) data T/F inst<sup>n</sup>
- iv) boolean inst<sup>n</sup>
- v) branching inst<sup>n</sup>

## Arithmetic instruction's :-

- i) ADD - Add<sup>n</sup> operation

ADD A, B

$$A \leftarrow A + B$$

- ii) ADDC - Add with carry

ADDC A1B

$$A \leftarrow A + B + CY$$

- iii) DA - decimal adjust the accumulator

ADD A1B

$$A \leftarrow A + B.$$

DA A

-adjust the binary result of adding two BCD no.'s  
in the A register to BCD and adjust carry flag

iv) SUBB - subtract with borrow

subtract the source byte and the carry from A and put the result in A and adjust the carry and overflow flags.

SUBB A, SOURCE

v) MUL AB

multiply the bytes in A and B ; high-order byte of result is stored in B, the lower order byte is stored in A ; set the ov flag to 1 if result exceeds OF bits (15 bits)

vi) INC SOURCE

Add a 1 to SOURCE

INC SOURCE

SOURCE  $\leftarrow$  SOURCE + 1

vii) DEC SOURCE

Subtract a 1 from SOURCE

DEC SOURCE  $\Rightarrow$  SOURCE  $\leftarrow$  SOURCE - 1

viii) DIV AB


Divide the byte in A by the byte B ;

## Timers | counters :-


Timer - It is used to measure time interval or No. of clock pulses

counter - stores No. of times a particular event or process occurred.

Timers —  $T_0$  &  $T_1$



8bit 8bit



8bit 8bit


Timer 0 & Timer-1 both are 16 bit registers in which lower byte is stored in TL and higher byte is stored in TH. Timer can be used as a counter as well as for timing operation that depends on the source of clock pulses to counters

counters and Timers in 8051 MC contain two special function registers i.e. TMOD & TCON

TMOD - Timer mode Register

TCON - Timer control Register

TMOD:- TMOD is an 8-bit register used for selecting timer or counter and Mode of timers. Lower 4-bits are used for control operation of timer 0 / counter 0 and remaining 4-bits are used for control operation of timer 1 / counter-1



Gate<sub>1</sub>:- OR Gate

Enables & disables Timer 1 while INT(0,1) is high.

when  $\text{Gate}_1 \rightarrow 1$  :- To enable the interrupt to start / stop the timer i.e. when Gate<sub>1</sub> bit is set - the timer will only run when INT1 is high

When  $\text{Gate}_1 = 0$  the timer will run regardless of state of INT1

C/T :- counter / Timer  $DP^n$

if C/T bit is 1 then it is acting as counter mode

if C/T bit is 0 then it is acting as timer mode.

Mode select bits :-  $M_1 \& M_0$ .

$M_1 \& M_0$  are mode select bits which are used to select the timer operations. There are 4 modes to operate the timers

$M_1$	$M_0$	Mode
0	0	Mode - 0
0	1	Mode - 1
1	0	Mode - 2
1	1	Mode - 3.


Mode-0:- This is 13 bit Mode

$2^{\text{No. of bits}}$  - pulses required to complete timer operation

$$= 2^{13}.$$

= 8192 pulses are required to complete timer operation.

TMOD register results in Using the THX register as an 8-bit counter & TLX as a 5 bit counter



Timer Mode-0

13 bit Timer / counter


Mode-1:- This is a 16 bit Mode.

pulses required to =  $2^{16}$ .

complete Mode-1 opn

$$= 65,535$$


TMOD register results in using the THX register as an 8-bit counter & TLX as a 8 bit counter





Mode-2 :- 8-bit auto reload mode

$$\text{No. of pulses required} = 2^8 = 256$$

to complete Timer opn




Mode-3 :- This Mode is a split-timer mode which means the loading values in  $T_0$  and automatically starts the  $T_1$ .



Timers 0 & 1 may be programmed to be in Mode 0, 1 & 2 independently. but T<sub>0</sub> & T<sub>1</sub> do not operate independently in Mode-3

TCON :-



TCON is another register used to control operations of counter and timers in MC. It is an 8-bit register where upper four bits are responsible for timers & counters and lower bits are responsible for interrupts

TF<sub>1</sub> :- Timer-1 flag bit i.e. Timer 1 overflow flag

TF<sub>1</sub> is set when timer-1 rolls all ones to zero  
TF<sub>1</sub> is cleared when ISR is executed located at address 001Bh.

TR<sub>1</sub> :- Timer-1 Run control bit

TR<sub>1</sub> → 1 to enable timer to count

TR<sub>1</sub> → 0 to halt timer-1

$TF_0$  — Timer-0 overflow flag

$TF_0$  is set when timer rolls from all ones to zero.

$TF_0$  is cleared when ISR is executed located at address  $000B_h$

$TR_0$  — Timer-0 Run control flag

$TR_0$  is set by program to enable timer to count

$TR_0$  is cleared to 0 by program to halt timer

$IE_1$  — External interrupt-1 edge flag

Pin 3.3 —  $\overline{INT_1}$

Set to 1 when a high to low edge signal is received on port 3.

Cleared when processor vectors to interrupt service routine located to program address  $0013_h$ .

$IT_1$  — External interrupt-1 signal flag

Set to 1 by prog. to enable  $\overline{INT_1}$

Cleared when  $\overline{INT_1}$  is disabled by program.

IE0 :- Ext. int. o edge flag.

Set to 1 when a high to low edge sig is received on P-(3).


Cleared when processor vectors to ISR located to prog. Add. 00003h.

IT0 :- External interrupt o signal flag.

Set to 1 by. prog. to enable INT0.

Cleared when  $\overline{INT0}$  is disabled by prog.

Serial communication :-



The serial port of 8051 is full duplex i.e., it can transmit and receive simultaneously. The register SBUF is used to hold the data...

i) write-only - used to hold data to be Tx<sup>ed</sup> out of 8051 via TxD

ii) Read only - used to holds the received data from external sources via RxD.

Hence there are 2 SBUF registers to hold data

SCON :- Serial port control registers

It controls serial data COMM<sup>N</sup>.

SM0	SM1	SM2	REN	TB8	RB8	TI	RI
-----	-----	-----	-----	-----	-----	----	----

RI - Receive interrupt

RF is set after the data has been received in all Modes.

TI - Transmit interrupt

TI is set when data has been transmitted which signifies that SBUF is empty so that another byte can be sent

8051 MC communicate with another peripheral device through RXD & TXD pin of port 3. Controller have 4 Mode of Serial communication. i.e.

SM0	SM1	Mode
0	0	Mode 0
0	1	serial Mode 1 - 8 bit data 1 start bit & 1 stop bit
1	0	serial Mode 2
1	1	serial Mode 3

Mode-0 :-

→ In this Mode the serial port works like a shift register and data transmission works with a clock freq of  $f_{osc}/12$ .

→ Serial data is received and transmitted through RXD

8 bits are Txed / Rxed at a time.

Baud rate :- The rate at which serial port is capable of transferring a Max of 9600 bits per sec. also called shift freq.

$$\text{Baud rate} = 1/2 (f_{osc}) .$$

### Mode -1:-

In Mode-1 the serial port functions as a standard UART mode.

10 bits are transmitted through TXD or received through RXD.

10 bits  $\Rightarrow$  1 start bit + 8 bit data + 1 stop data

Start bit is usually 0 & stop bit is usually 1

LSB is sent first followed by MSB for 8 bit data

Baud rate is variable

### Mode-2:-

In this Mode 11 bits are transmitted through TXD or received through RXD

11 bits  $\rightarrow$  1 start bit + 8 bit data +  $q^{\text{th}}$  (TBS/RBS) bit and 1 stop bit

Baud rate =  $1/32 (\text{fosc})$

(or)

$\frac{1}{64} (\text{fosc})$

$$f_{\text{baud}} = \frac{2^{\text{SMOD}}}{64} \times \text{fosc}$$

### Mode-3 :- Multi processor Mode

In this Mode 11 bits are Txed / Rxed

The various bits are

a start bit (usually 0)

8 data bits (LSB first)

a programmable 9th bit

a stop bit

Mode-3 is same as Mode-2 except the fact  
is baud rate is variable

SM<sub>2</sub> :- It enables Multi processing capabilities.


TB8 :- Transfer bit 8. Used for serial mode

RB8 :- Receive bit 8. Used for serial mode 2 & 3  
Not generally used so set it always to 0.

REN :- Receive enable.  
REN is high it allows 8051 to receive

data from RXD pin.

## PCON — power mode control



GF<sub>1</sub> — General purpose user flag bit - 1  
Set/cleared by program

GF<sub>0</sub> — General purpose User flag bit - 0  
Set/cleared by program

PD — power down bit  
set to 1 by program to enter power down configuration

IDL — idle Mode bit  
set to 1 by program to enter idle Mode

SMOD — serial baud rate Modify bit  
set to 1 by program to double baud rate  
using timer-1 for Modes 1, 2, & 3  
cleared to 0 by program to use timer-1  
baud rate

## UNIT-4 :- AVR Microcontroller

- \* AVR is the name of MC series that "Atmel" produces
- \* AVR stands for Alf and regards RISC controller
- \* This AVR MC are "RISC MC"
- RISC → Reduced instrn set computers.
- \* That means RISC MC have - very few instns and instn are register-based
- \* AVR have faster execution ~~of than 8051~~


### Features of AVR RISC MC :-

- \* It is a 8-bit RISC architecture.
- \* It provides RISC architecture with fixed length instns
- \* RISC instn set is combined with 32 General purpose working registers. Each register is connected to ALU, allowing two independent registers to be accessed in a single instn.
- \* Most of the instns are accessed in only one cycle
- \* It provides pipelining to speed the execution

- \* It contains programmable I/O, ADC, EEPROM, Timers, UART etc.
- \* It provides on chip program & data M/R
- \* It is available in 8 pin to 64 pin package size to suit wide variety of applications
- \* It provides 12 times performance speeding over conventional CISC controllers
- \* It operates at voltage from 2.7 V - 6.0 V
- \* It contains 32 general purpose registers
- \* It contains 8-bit timers
- \* It has 3 ~~internal~~ External interrupts
- \* It has 8-bit status register (flag)
- \* 16KB flash M/R, 2KB RAM, 128 bytes of EEPROM
- \* It is a 40-pin MC
- \* 64 I/O Registers

## Architecture of AVR Microcontroller :-

AT9052313




**Inst<sup>n</sup> Reg :-** Stores the set of instructions.

Inst<sup>n</sup> decoder :- Decodes the set of instructions that are stored in inst<sup>n</sup> Registers.

## General purpose registers :-

It has  $32 \times 8$  bit general purpose working registers with a single clock cycle access time. Six of 32 reg's can be used as three 16-bit indirect address register pointers for data space addressing. These three 16 bit registers  $X(XL, XH)$ ,  $Y(YL, YH)$  and  $Z(ZL, ZH)$ .



## ALU:-

ALU supports arithmetic op<sup>n</sup> b/w Reg's or b/w a constant and a register. With in a single clock cycle ALU opns b/w registers in the register file are executed.

The ALU opns are divided into three categories

Arithmetic opns, Logical opns and bit opns.

## Programmable flash M/R :-

It contains 2K bytes onchip in S/m programmable flash M/R for program storage

It is organised as 1K x 16

## Program counter :-


It is 10-bit wide, thus addressing <sup>1024</sup> program memory addresses (1024 prog. M/R addresses).

## EEPROM data M/R :-

It contains 128 bytes of EEPROM. It is organised as a separate data space in which single bytes can be read / written

## Status Registers :-

It contains 8 flag bits that indicates the current state of UC.



I (Global Interrupt Enable)

$I=1$  : All interrupts are enabled

$I=0$  : All interrupts are disabled.

T (Bit Copy storage)

The bit copy instr BLD (bit load) and BST (bit store) use the T-bit as source & destination for the operated bit

bit from.

Register  $\rightarrow$  T (BST)

T  $\rightarrow$  Register (BLD)

H (Half carry flag)

It indicates a half-carry in some arithmetic operations

sign bit (S) :- It is an exclusive OR of sign and overflow bits.

Two's complement overflow flag (V) :-

If it is enable it supports the two's complement of arithmetics

Negative flag (N) :-

It indicate -ve result after different Arithmetic & logical opns

Zero flag (Z) :-

It indicates a zero after diff. Arithmetic & logical opns

Carry flag (C) :-

This flag is enable if any arithmetic & logical opns get a carry at the result

SRAM :- static Random Access m/r

It is used to supply data through the Run-time. This is volatile m/r which is pre-arranged in 8-bit registers

I/o lines :- 23 I/o lines are there to connect or interface with external device

### Analog I/O Modules:-

These are used to i/p or o/p analog info from or to the exterior world.

This will contain Analog comparator & analog digital converters

### Interrupt unit :-

It is responsible for the interrupt in AVR Mc's. It contains 3 External interrupt

### watch dog timer :-

It checks the error-free op<sup>n</sup> of Mc.

In case of a correctly running program the watch dog timer must be reset by program

It is enabled by WDE bit (watch dog enable)


Otherwise it stops the check of program flow.

### Serial peripheral interface (SPI)

It allows high speed synchronous data T/F b/w AVR and peripheral devices or b/w several AVR's

## I/o ports

various AVR are differently equipped with I/o ports  
At minimum, an AVR is equipped with two digital  
I/o ports. i.e. port B, port D



## Serial comm<sup>n</sup> :-

It can be two types - Aynchronous comm.  
and synchronous . comm.

Aynchronous comm<sup>n</sup> :- Receiver has no prior intimation about the arrival of data bits/ packets because of this receiver needs some other inform<sup>n</sup> like baud rate , packet size , no. of stop bits etc ..

Synchronous comm<sup>n</sup> :- besides single data line it has one / more other lines for synchronization. The extra lines carry clock or any inform<sup>n</sup>

## universal -Asynchronous Rxer & Txer (UART) :-

UART is a popular example of serial asynchronous COMM<sup>n</sup>. In UART the arrival packet is indicated by start bit, appended by beginning of every packet, and the end of packet is indicated by stop bit. UART works in full duplex mode.

The AVR UART transmits one character pack at a time. Each of these packet contains one start bit followed by 5-9 data bits followed by parity bits finally followed by parity bits and stop bits.


After receiving this the Rxer prepares it self to handle the upcoming data bits. As Rxer knows the baud rate (bit rate) it starts sampling the line after every bit delay (bit duration - inversion of bit rate )

↓  
Amount of time the line represents one bit

After the completion of reception of total data bits receiver expects one parity (even/odd).

The USART requires access to some reg's.


- USART Band Rate ⇒ UBRRH & UBRLL Register
- USART control & status Registers - A } UCSRA
- USART control & status Reg - B } UCSCRB.
- USART control & status Reg - C ⇒ UCSCRC
- USART Data buffer Reg → UDA.



## UART data register :- (UDR)

It is physical interface blw data bus and

Tx<sup>er</sup> / Rx<sup>cr</sup> reg, shift reg's.



This is implemented twice under the same I/O address.

When writing to the UDR, it acts as a UART transmit data Register; when reading from UDR it acts as UART receive data Register

## UART status Registers :- (USR)

The bits in UART status registers represent result of data interchange. Therefore they are only read



RXC :- Receive complete

It is set when the entire character in the

receive shift register is Txed to UDR.

TXC :- transmit complete

It is set when the entire character in the transmit shift register has been sent to UDR

UDRE :- UART data register EMPTY

It is set when a character written to the UDR is transferred to the transmit shift register

FE :- framing error


It is set when the stop bit of an incoming character is zero (framing error cond<sup>n</sup>).

OR :- overrun bit

The unread character in the UDR will be overwritten if it is set.

## UART control Register (UCR) :-

The bits in the UART control Register enable different modes of UART and help to handle the ninth data bit. This can be used as extra stop bit or a parity bit.



RXCIE & TXCIE :- Rx/Tx complete interrupt Enable  
If it is set, Receive / Transmit complete interrupt routine will be executed

It enables the global interrupt execution.

UDRIE :- UART data register empty interrupt enable  
If it is set, UART data register empty interrupt routine will be executed

RXEN :- Receives Enable

when it is set to 1 it enables the UART Rx

TXEN :- Transmitter Enable

when it is set to 1 it enables the UART Tx

CHR9 :- 9 bit characters bit

If it is set it indicates the Txed & Rxed characters are 9-bits long.

RXB9 & TXB9 :-

The Ninth bit is read & written by writing the RXB9 & TXB9 in the UCR.