

Reference Number: 0004



CERTIFICATE OF COMPLETION

## Verilog for an FPGA Engineer with Xilinx Vivado Design Suite

Instructors Kumar Khandagle

## Naveen Badiger

Date **Dec. 14, 2022** 

Length 16.5 total hours