

Naveen Umesh Badiger

+917019346318

badignaveen2@gmail.com

www.linkedin.com/in/naveen-badiger-6822b221b

<https://www.github.com/Naveenub/>

Professional Summary

Graduated Electronics and Communication Engineer well-versed with hands-on experience in various circuit designs of small projects and mini-projects using Verilog code in Xilinx Vivado Design suite. I have also worked with various boards like Zynq-7000, Spartan 7, and others. Eager to apply theoretical knowledge and practical skills in a dynamic professional setting, aiming to contribute effectively to the design and development of cutting-edge semiconductor technologies.

Key Skills

- Design flow & Design methodology
- Placement & Routing
- Static Timing Analysis
- Physical Verification (DRC, LVS)
- Scripting Languages (Tcl)
- EDA Tools Familiarity (Synopsys)
- Analytical Thinking
- Attention to Detail
- Team Collaboration
- Problem Solving

Education

Bachelor of Engineering in Electronics and Communication

Kls's VishwanathRao Deshpande Institute Of Technology, Haliyal

Period:- July 2019 to July 2022

Percentage:- 71.2% & CGPA Scored: - 7.52/10

Relevant Coursework

- VLSI Design
- Digital Integrated Circuits
- Computer Architecture
- Microelectronic Devices and Circuits
- ASIC Design
- VLSI System and Verification of Digital Circuits

Projects

Design of VLSI System and Verification of Digital Circuits using Cadence Virtuoso Simulation Tool

May 2021 - Aug 2021

- Collaborated in a team of four to design a low-power ASIC for IoT devices, focusing on the physical design aspects including floorplanning, placement, and routing using Synopsys tools.

- Conducted extensive timing analysis to ensure that the chip meets the critical timing requirements, applying techniques learned in coursework.
- Performed DRC and LVS checks to ensure the design adheres to foundry rules, resulting in a design ready for fabrication.

University Project: IoT based Industry Security Automation using Raspberry Pi

Oct 2021 – Feb 2022

- Implemented Raspberry Pi board with Wi-Fi module as an embedded device for sensing and storing the data in cloud.
- Implemented the embedded system with its components for reading and to store the pollution parameters in cloud.
- After sensing the data from different sensor devices, which are placed in particular area of interest. The sensed data will be automatically sent to the web server, when a proper connection is established with server device. By entering IP address of server which is placed for monitoring we will get the corresponding web page.

Technical Proficiencies

- **Design Tools:** Xilinx Vivado, NI Multisim, Octave, Cadence Virtuoso, KeilUvision, LabVIEW
- **Programming:** C, Verilog, Python, Matlab, Assembly Language, Embedded C, Hardware Description Languages, Shell
- **Operating Systems:** UNIX, Linux, Windows

Work History

ZKTeco International Technical Support Center, Bangalore, Karnataka

Associate Engineer

Time Period:- Oct 2022 – Present

Certifications

Udemy

1. Verilog for An FPGA Engineer With Xilinx Vivado Design Suite
2. Verilog HDL VLSI Hardware Design Comprehensive Masterclass
3. FPGA Turbo Series-Communication Protocol

Coursera

1. Introduction To Internet Of Things
2. Digital Electronics Circuits
3. Introduction to FPGA design for Embedded systems
4. Hardware Description language for FPGA design

References

Available upon request.