



Department of Electronic & Telecommunication Engineering
University of Moratuwa, Sri Lanka.

UART Implementation

210608J	Silva L.J.J.P.
210609M	Silva M.K.Y.U.N.
210610H	Sirimanna N.T.W.

Submitted in partial fulfillment of the requirements for the module
EN 2111 Electronic Circuit Design

05/08/2024

Contents

1	What is UART?	2
2	Phase 1 – Find a Verilog RTL for UART transceiver	2
2.1	Baudrate Generator	2
2.2	Selected Transmitter Design	3
2.3	Selected Receiver Design	4
2.4	Transceiver Design	5
3	Phase 2 – Develop a Testbench	6
3.1	Testbench Design	6
4	Phase 3 – Implement RTL Design in FPGA	8

1 What is UART?

UART, or universal asynchronous receiver-transmitter, is one of the most widely used device-to-device communication protocols. UART is a hardware communication protocol that uses asynchronous serial communication with configurable speed. Asynchronous means that there is no clock signal to synchronise the transmitting device's output bits as they travel to the receiving end.

When properly configured, UART can work with many different types of serial protocols that involve transmitting and receiving serial data. In serial communication, data is transferred bit by bit using a single line or wire. In two-way communication, we use two wires for successful serial data transfer. Depending on the application and system requirements, serial communications need less circuitry and wires, which reduces the cost of implementation.

1. **Data Framing:** In UART communication, data is sent in packets called frames. Each frame typically consists of a start bit, data bits (usually 8 bits), an optional parity bit for error checking, and one or more stop bits. The start bit signals the beginning of a frame, while the stop bit(s) indicate the end, providing synchronization for the data transmission.
2. **Synchronization:** UART is asynchronous, meaning there is no separate clock signal shared between the transmitter and receiver to synchronize their communication. Instead, both devices must agree on a specific baud rate, which determines the speed at which bits are transmitted and received. The receiver uses the start bit to synchronize with the incoming data stream and then samples the bits at the correct intervals based on the baud rate.
3. **Baud Rate:** The baud rate is the rate at which data is transferred in bits per second (bps). It represents the number of times the signal on the communication line changes state per second. Both the transmitter and receiver must be configured to use the same baud rate for successful communication. Common baud rates include 9600, 19200, 38400, and 115200 bps, among others.

2 Phase 1 – Find a Verilog RTL for UART transceiver

2.1 Baudrate Generator

Following Verilog code defines a baud rate generator module that converts a 50MHz clock into a pair of clocks for transmitting and receiving data at a baud rate of 115200. The receiver clock oversamples by 16x. The module maintains two accumulators, `rx_acc` and `tx_acc`, to track the number of clock cycles for the receiver and transmitter clocks, respectively. These accumulators are incremented on each positive edge of the 50MHz clock. When either accumulator reaches its maximum value, it resets to zero, ensuring the clocks are synchronized to the desired baud rate. The `Rxclk_en` and `Txclk_en` signals indicate when the clocks are enabled for receiving and transmitting data, respectively.

```
1 // Baudrate generator to divide 50MHz clock to 115200 baud
2 // RX clk oversamples by 16
3
4 module baudTick(CLK, RX_TICK, TX_TICK);
5     input  wire CLK;
6     output wire RX_TICK;
7     output wire TX_TICK;
8
9     // 50,000,000/115,200 = 435 CLK pulses per bit
10    parameter RX_ACC_MAX  = 50000000 / (115200 * 16);
11    parameter TX_ACC_MAX  = 50000000 / 115200;
12    parameter RX_ACC_WIDTH = $clog2(RX_ACC_MAX);
13    parameter TX_ACC_WIDTH = $clog2(TX_ACC_MAX);
14
```

```
15 reg [RX_ACC_WIDTH-1:0] rx_acc = 0;
16 reg [TX_ACC_WIDTH-1:0] tx_acc = 0;
17
18 assign RX_TICK = (rx_acc == 5'd0);
19 assign TX_TICK = (tx_acc == 9'd0);
20
21 always @(posedge CLK)
22 begin
23     if (rx_acc == RX_ACC_MAX[RX_ACC_WIDTH-1:0])
24         rx_acc <= 0;
25     else
26         rx_acc <= rx_acc + 5'b1; // increment by 00001
27     end
28
29 always @(posedge CLK)
30 begin
31     if (tx_acc == TX_ACC_MAX[TX_ACC_WIDTH-1:0])
32         tx_acc <= 0;
33     else
34         tx_acc <= tx_acc + 9'b1; // Increment by 000000001
35     end
36 endmodule
```

2.2 Selected Transmitter Design

The transmitter is designed to convert the parallel data to serial form using a shift right register and transmit the data over to the receiver maintaining a fixed baud rate. It also consists of a Tx Enable input which is used as a trigger to begin transmission, a reset input to reset the transmission line and bit counter to keep track of the number of bits transferred.

```
1 module uartTx(DIN, WR_EN, CLK, CLK_EN, TX, TX_BUSY);
2     input wire [7:0] DIN; // Input Register
3     input wire WR_EN; // Enable to start
4     input wire CLK;
5     input wire CLK_EN; // CLK for the transmitter
6     output reg TX; // Register to hold the transmitting bit
7     output wire TX_BUSY; // Busy signal
8
9     initial begin
10         TX = 1'b1; // Initialize TX to 1 to begin transmit
11     end
12
13     // TX States
14     parameter TX_STATE_IDLE = 2'b00;
15     parameter TX_STATE_START = 2'b01;
16     parameter TX_STATE_DATA = 2'b10;
17     parameter TX_STATE_STOP = 2'b11;
18
19     reg [7:0] data = 8'h00; // Data Register
20     reg [2:0] pos = 3'h0; // Bit position
21     reg [1:0] state = TX_STATE_IDLE; // TX State
22
23
24     always @(posedge CLK)
25     begin
26         case (state)
27             TX_STATE_IDLE:
28                 begin
29                     if (~WR_EN)
30                         begin
31                             state <= TX_STATE_START;
32                             data <= DIN; // Get current data in
33                             pos <= 3'h0; // Assign bit position to 0
34                         end
35                     end
36                 end
```

```

37     TX_STATE_START:
38         begin
39             if (CLK_EN)
40                 begin
41                     TX      <= 1'b0; // Transmission had started
42                     state <= TX_STATE_DATA;
43                 end
44             end
45
46     TX_STATE_DATA:
47         begin
48             if (CLK_EN)
49                 begin
50                     if (pos == 3'h7) // Assign data till all transmitted
51                         state <= TX_STATE_STOP;
52                     else
53                         pos      <= pos + 3'h1; // Increment by 001
54                         TX <= data[pos];
55                     end
56                 end
57
58     TX_STATE_STOP:
59         begin
60             if (CLK_EN)
61                 begin
62                     TX      <= 1'b1; // TX=1, transmit ended
63                     state <= TX_STATE_IDLE;
64                 end
65             end
66
67     default:
68         begin
69             TX      <= 1'b1; // Always begin with TX 1 after transmit end
70             state <= TX_STATE_IDLE;
71         end
72     endcase
73 end
74
75 assign TX_BUSY = (state != TX_STATE_IDLE);
76 endmodule

```

2.3 Selected Receiver Design

The receiver converts the serially received data to a parallel format easy for the computer to process and store. Similar to the Transmitter, this also has a baud counter and a bit counter to synchronise the transmission.

```

1 module uartRx(RX, READY, READY_CLR, CLK, CLK_EN, DATA);
2     input wire RX;
3     output reg READY;
4     input wire READY_CLR;
5     input wire CLK;
6     input wire CLK_EN;
7     output reg [7:0] DATA;
8
9     initial begin
10         READY = 1'b0; // initialize READY 0
11         DATA = 8'b0; // initialize DATA 00000000
12     end
13
14     parameter RX_STATE_START = 2'b00;
15     parameter RX_STATE_DATA  = 2'b01;
16     parameter RX_STATE_STOP  = 2'b10;
17
18     reg [1:0] state = RX_STATE_START;
19     reg [3:0] sample = 0;
20     reg [3:0] pos = 0;

```

```

21  reg [7:0] scratch = 8'b0;
22
23  always @(posedge CLK)
24  begin
25      if (READY_CLR)
26          READY <= 1'b0; // Resets ready to 0
27
28      if (CLK_EN)
29          begin
30              case (state)
31                  RX_STATE_START:
32                      begin
33                          if (!RX || sample != 0) // Start from 1st low sample
34                              sample <= sample + 4'b1; // Inv by 0001
35                          if (sample == 15)
36                              begin
37                                  state <= RX_STATE_DATA;
38                                  pos <= 0;
39                                  sample <= 0;
40                                  scratch <= 0;
41                              end
42                      end
43
44                  RX_STATE_DATA: // Start data collection
45                      begin
46                          sample <= sample + 4'b1; //++0001
47                          if (sample == 4'h8)
48                              begin
49                                  scratch[pos[2:0]] <= RX;
50                                  pos <= pos + 4'b1;
51                              end
52                          if (pos == 8 && sample == 15)
53                              state <= RX_STATE_STOP;
54                      end
55
56                  RX_STATE_STOP:
57                      begin
58                          if (sample == 15 || (sample >= 8 && !RX))
59                              begin
60                                  state <= RX_STATE_START;
61                                  DATA <= scratch;
62                                  READY <= 1'b1;
63                                  sample <= 0;
64                              end
65                          else
66                              begin
67                                  sample <= sample + 4'b1;
68                              end
69                      end
70
71                  default:
72                      begin
73                          state <= RX_STATE_START;
74                      end
75              endcase
76          end
77      end
78  endmodule

```

2.4 Transceiver Design

This Verilog module implements a UART transceiver for serial communication. It features components for transmitting and receiving data, utilizing a 50MHz clock. Inputs include data to be transmitted (`ddata_in`), write enable (`wr_en`), clear signal (`clear`), and receive signal (`Rx`). Outputs include transmitted data (`Tx`), busy signal (`Tx.busy`), ready signal (`ready`), received data (`data_out`),

LED indicators (LEDR), and an extra transmit signal (Tx2). The module interfaces with submodules for baud rate generation, transmitting, and receiving to manage UART functionality.

```
1 module uart(input wire [7:0] data_in, //input data
2             input wire wr_en,
3             input wire clear,
4             input wire clk_50m,
5             output wire Tx,
6             output wire Tx_busy,
7             input wire Rx,
8             output wire ready,
9             input wire ready_clr,
10            output wire [7:0] data_out,
11            output [7:0] LEDR,
12            output wire Tx2//output data
13            );
14 assign LEDR = data_in;
15 assign Tx2 = Tx;
16 wire Txclk_en, Rxclk_en;
17 baudrate uart_baud( .clk_50m(clk_50m),
18                    .Rxclk_en(Rxclk_en),
19                    .Txclk_en(Txclk_en)
20                    );
21 transmitter uart_Tx( .data_in(data_in),
22                     .wr_en(wr_en),
23                     .clk_50m(clk_50m),
24                     .clken(Txclk_en), //We assign Tx clock to enable clock
25                     .Tx(Tx),
26                     .Tx_busy(Tx_busy)
27                     );
28 receiver uart_Rx( .Rx(Rx),
29                  .ready(ready),
30                  .ready_clr(ready_clr),
31                  .clk_50m(clk_50m),
32                  .clken(Rxclk_en), //We assign Tx clock to enable clock
33                  .data(data_out)
34                  );
35
36 endmodule
```

3 Phase 2 – Develop a Testbench

3.1 Testbench Design

The Testbench is created using Verilog and tests the transceiver by connecting the transmitter and receiver to each other and simulate actual communication using random data over a fixed baud rate.

```
1 module testbench();
2
3     reg [7:0] data = 0;
4     reg clk = 0;
5     reg enable = 0;
6
7     wire Tx_busy;
8     wire rdy;
9     wire [7:0] Rx_data;
10
11     wire loopback;
12     reg ready_clr = 0;
13
14     wire TX2;
15     wire [7:0] LEDR;
16     wire rxen, txen;
17     wire ready;
18
19     uart uart1(
```

```

20     .DATA_IN(data),
21     .WR_EN(enable),
22     .CLK(clk),
23     .TX(loopback),
24     .TX_BUSY(Tx_busy),
25     .RX(loopback),
26     .READY(ready),
27     .READY_CLR(ready_clr),
28     .DATA_OUT(Rx_data),
29     .LEDR(LED_R),
30     .TX2(TX2),
31     .rxen(rxen),
32     .txen(txen)
33 );
34
35 initial begin
36     $dumpfile("uart.vcd");
37     $dumpvars(0, testbench);
38     enable <= 1'b1;
39     #2 enable <= 1'b0;
40 end
41
42 always begin
43     #1 clk = ~clk;
44 end
45
46 always @(posedge ready)
47 begin
48     #2 ready_clr <= 1;
49     #2 ready_clr <= 0;
50     if (Rx_data != data)
51     begin
52         $display("FAIL: rx data %x does not match tx %x", Rx_data, data);
53         $finish;
54     end
55     else
56     begin
57         if (Rx_data == 8'h2)
58         begin //Check if received data is 11111111
59             $display("SUCCESS: all bytes verified");
60             $finish;
61         end
62     end
63
64     data <= data + 1'b1;
65     enable <= 1'b1;
66     #2 enable <= 1'b0;
67 end
68 endmodule

```




Figure 1: Timing Diagram

4 Phase 3 – Implement RTL Design in FPGA

For this design a DE0-Nano FPGA board was used. On this board, the FPGA chip EP4CE22F17C6N of the family Cyclone IV E has been used.

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair
in CLK	Input	PIN_R8	3	B3_N0	2.5 V (default)		8mA (default)		
in DATA_IN[7]	Input	PIN_B4	8	B8_N0	2.5 V (default)		8mA (default)		
in DATA_IN[6]	Input	PIN_B3	8	B8_N0	2.5 V (default)		8mA (default)		
in DATA_IN[5]	Input	PIN_A3	8	B8_N0	2.5 V (default)		8mA (default)		
in DATA_IN[4]	Input	PIN_A2	8	B8_N0	2.5 V (default)		8mA (default)		
in DATA_IN[3]	Input	PIN_C3	8	B8_N0	2.5 V (default)		8mA (default)		
in DATA_IN[2]	Input	PIN_B8	8	B8_N0	2.5 V (default)		8mA (default)		
in DATA_IN[1]	Input	PIN_D3	8	B8_N0	2.5 V (default)		8mA (default)		
in DATA_IN[0]	Input	PIN_A8	8	B8_N0	2.5 V (default)		8mA (default)		
out DATA_OUT[7]	Output	PIN_L3	2	B2_N0	2.5 V (default)		8mA (default)	2 (default)	
out DATA_OUT[6]	Output	PIN_B1	1	B1_N0	2.5 V (default)		8mA (default)	2 (default)	
out DATA_OUT[5]	Output	PIN_F3	1	B1_N0	2.5 V (default)		8mA (default)	2 (default)	
out DATA_OUT[4]	Output	PIN_D1	1	B1_N0	2.5 V (default)		8mA (default)	2 (default)	
out DATA_OUT[3]	Output	PIN_A11	7	B7_N0	2.5 V (default)		8mA (default)	2 (default)	
out DATA_OUT[2]	Output	PIN_B13	7	B7_N0	2.5 V (default)		8mA (default)	2 (default)	
out DATA_OUT[1]	Output	PIN_A13	7	B7_N0	2.5 V (default)		8mA (default)	2 (default)	
out DATA_OUT[0]	Output	PIN_A15	7	B7_N0	2.5 V (default)		8mA (default)	2 (default)	
out LEDR[7]	Output				2.5 V (default)		8mA (default)	2 (default)	
out LEDR[6]	Output				2.5 V (default)		8mA (default)	2 (default)	
out LEDR[5]	Output				2.5 V (default)		8mA (default)	2 (default)	
out LEDR[4]	Output				2.5 V (default)		8mA (default)	2 (default)	
out LEDR[3]	Output				2.5 V (default)		8mA (default)	2 (default)	
out LEDR[2]	Output				2.5 V (default)		8mA (default)	2 (default)	
out LEDR[1]	Output				2.5 V (default)		8mA (default)	2 (default)	
out LEDR[0]	Output				2.5 V (default)		8mA (default)	2 (default)	
out READY	Output				2.5 V (default)		8mA (default)	2 (default)	
in READY_CLR	Input	PIN_J15	5	B5_N0	2.5 V (default)		8mA (default)		
in RX	Input	PIN_D12	7	B7_N0	2.5 V (default)		8mA (default)		
out TX	Output	PIN_B12	7	B7_N0	2.5 V (default)		8mA (default)	2 (default)	
out TX2	Output				2.5 V (default)		8mA (default)	2 (default)	
out TX_BUSY	Output				2.5 V (default)		8mA (default)	2 (default)	
in WR_EN	Input	PIN_M1	2	B2_N0	2.5 V (default)		8mA (default)		
out rxen	Output				2.5 V (default)		8mA (default)	2 (default)	
out txen	Output				2.5 V (default)		8mA (default)	2 (default)	
<<new node>>									

Figure 2: Pin Planner pin assignment

The clock signal has been provided from the onboard 50MHz clock. As the data input, we have planned to use the pins 0-7 of the GPIO extension header. To display the data output, we have used the onboard LEDs. To connect with another FPGA board we have used pins 39 (RX) and 40 (TX) on the GPIO pins. For write enable (WR_EN) we have used one of the onboard DIP switches, and for the READY_CLR we have used the onboard pushbutton switch.