

Department of Electronic & Telecommunication Engineering University of Moratuwa, Sri Lanka.

# **UART** Implementation

210608J Silva L.J.J.P. 210609M Silva M.K.Y.U.N. 210610H Sirimanna N.T.W.

Submitted in partial fulfillment of the requirements for the module EN 2111 Electronic Circuit Design

05/08/2024

## Contents

1	What is UART?	2
2	Phase 1 – Find a Verilog RTL for UART transceiver 2.1 Baudrate Generator	2
	2.2       Selected Transmitter Design         2.3       Selected Receiver Design         2.4       Transceiver Design	
3	Phase 2 – Develop a Testbench 3.1 Testbench Design	<b>6</b>
4	Phase 3 – Implement RTL Design in FPGA	8

#### 1 What is UART?

UART, or universal asynchronous receiver-transmitter, is one of the most widely used device-to-device communication protocols. UART is a hardware communication protocol that uses asynchronous serial communication with configurable speed. Asynchronous means that there is no clock signal to synchronise the transmitting device's output bits as they travel to the receiving end.

When properly configured, UART can work with many different types of serial protocols that involve transmitting and receiving serial data. In serial communication, data is transferred bit by bit using a single line or wire. In two-way communication, we use two wires for successful serial data transfer. Depending on the application and system requirements, serial communications need less circuitry and wires, which reduces the cost of implementation.

- 1. **Data Framing**: In UART communication, data is sent in packets called frames. Each frame typically consists of a start bit, data bits (usually 8 bits), an optional parity bit for error checking, and one or more stop bits. The start bit signals the beginning of a frame, while the stop bit(s) indicate the end, providing synchronization for the data transmission.
- 2. **Synchronization**: UART is asynchronous, meaning there is no separate clock signal shared between the transmitter and receiver to synchronize their communication. Instead, both devices must agree on a specific baud rate, which determines the speed at which bits are transmitted and received. The receiver uses the start bit to synchronize with the incoming data stream and then samples the bits at the correct intervals based on the baud rate.
- 3. **Baud Rate**: The baud rate is the rate at which data is transferred in bits per second (bps). It represents the number of times the signal on the communication line changes state per second. Both the transmitter and receiver must be configured to use the same baud rate for successful communication. Common baud rates include 9600, 19200, 38400, and 115200 bps, among others.

### 2 Phase 1 – Find a Verilog RTL for UART transceiver

#### 2.1 Baudrate Generator

Following Verilog code defines a baud rate generator module that converts a 50MHz clock into a pair of clocks for transmitting and receiving data at a baud rate of 115200. The receiver clock oversamples by 16x. The module maintains two accumulators, rx\_acc and tx\_acc, to track the number of clock cycles for the receiver and transmitter clocks, respectively. These accumulators are incremented on each positive edge of the 50MHz clock. When either accumulator reaches its maximum value, it resets to zero, ensuring the clocks are synchronized to the desired baud rate. The Rxclk\_en and Txclk\_en signals indicate when the clocks are enabled for receiving and transmitting data, respectively.

```
// Baudrate generator to divide 50MHz clock to 115200 baud
// RX clk oversamples by 16

module baudTick(CLK, RX_TICK, TX_TICK);
input wire CLK;
output wire RX_TICK;
output wire TX_TICK;

// 50,000,000/115,200 = 435 CLK pulses per bit
parameter RX_ACC_MAX = 50000000 / (115200 * 16);
parameter TX_ACC_MAX = 50000000 / 115200;
parameter RX_ACC_WIDTH = $clog2(RX_ACC_MAX);
parameter TX_ACC_WIDTH = $clog2(TX_ACC_MAX);
```

```
reg [RX_ACC_WIDTH-1:0] rx_acc = 0;
15
16
    reg [TX_ACC_WIDTH-1:0] tx_acc = 0;
17
    assign RX_TICK = (rx_acc == 5'd0);
18
    assign TX_TICK = (tx_acc == 9'd0);
19
20
21
    always @(posedge CLK)
22
      begin
        if (rx_acc == RX_ACC_MAX[RX_ACC_WIDTH-1:0])
23
          rx_acc <= 0;
24
        else
25
          rx_acc <= rx_acc + 5'b1; // increment by 00001
26
27
28
29
    always @(posedge CLK)
30
      begin
        if (tx_acc == TX_ACC_MAX[TX_ACC_WIDTH-1:0])
31
32
          tx_acc <= 0;
33
          tx_acc <= tx_acc + 9'b1; // Increment by 000000001
34
35
36 endmodule
```

#### 2.2 Selected Transmitter Design

The transmitter is deigned to convert the parallel data to serial form using a shift right register and transmit the data over to the receiver maintaining a fixed baud rate. It also consists of a Tx Enable input which is used as a trigger to begin transmission, a reset input to reset the transmission line and bit counter to keep track of the number of bits transferred.

```
module uartTx(DIN, WR_EN, CLK, CLK_EN, TX, TX_BUSY);
    input wire [7:0] DIN; // Input Register
2
                         // Enable to start
    input wire WR_EN;
    input wire CLK;
input wire CLK_EN;
4
                          // CLK for the transmitter
    output reg TX;
                     // Register to hold the tranmitting bit
    output wire TX_BUSY; // Busy signal
    initial begin
9
                           // Initialize TX to 1 to begin transmit
     TX = 1'b1;
10
11
12
13
    // TX States
    parameter TX_STATE_IDLE = 2'b00;
14
    parameter TX_STATE_START = 2'b01;
15
    parameter TX_STATE_DATA = 2'b10;
16
17
    parameter TX_STATE_STOP = 2'b11;
18
    19
    reg [2:0] pos = 3'h0;
20
    reg [1:0] state = TX_STATE_IDLE; // TX State
21
23
24
    always @(posedge CLK)
     begin
25
        case (state)
26
27
          TX_STATE_IDLE:
            begin
28
              if (~WR_EN)
29
30
                 begin
                  state <= TX_STATE_START;</pre>
31
                   data <= DIN; // Get current data in
pos <= 3'h0; // Assign bit position to 0</pre>
32
33
34
                 end
            end
35
36
```

```
TX_STATE_START:
37
38
              begin
                if (CLK_EN)
39
40
                  begin
                            <= 1'b0; // Transmission had started
                    ТX
41
                    state <= TX_STATE_DATA;</pre>
42
43
                  end
44
45
46
           TX_STATE_DATA:
47
              begin
               if (CLK_EN)
48
                  begin
49
                     if (pos == 3'h7) // Assign data till all transmitted
50
                       state <= TX_STATE_STOP;</pre>
51
52
                            <= pos + 3'h1; // Increment by 001</pre>
53
                      pos
                    TX <= data[pos];
54
                  end
55
              end
56
57
           TX_STATE_STOP:
58
59
             begin
60
                if (CLK_EN)
                  begin
61
62
                    ΤX
                           <= 1'b1; // TX=1, transmit ended
                    state <= TX_STATE_IDLE;</pre>
63
64
                  end
65
              end
66
           default:
67
68
             begin
                      <= 1'b1;
                                   // Always begin with TX 1 after transmit end
69
               ΤX
70
               state <= TX_STATE_IDLE;</pre>
71
         endcase
72
73
74
75
       assign TX_BUSY = (state != TX_STATE_IDLE);
76 endmodule
```

#### 2.3 Selected Receiver Design

The receiver converts the serially received data to a parallel format easy for the computer to process and store. Similar to the Transmitter, this also has a baud counter and a bit counter to synchronise the transmission.

```
nodule uartRx(RX, READY, READY_CLR, CLK, CLK_EN, DATA);
  input wire RX;
    output reg READY;
3
    input wire READY_CLR;
    input wire CLK;
5
    input wire CLK_EN;
6
    output reg [7:0] DATA;
9
    initial begin
      READY = 1'b0; // initialize READY 0
10
      DATA = 8'b0; // initalize DATA 00000000
11
12
13
    parameter RX_STATE_START = 2'b00;
14
    parameter RX_STATE_DATA = 2'b01;
    parameter RX_STATE_STOP = 2'b10;
16
17
    reg [1:0] state
                    = RX_STATE_START;
18
   reg [3:0] sample = 0;
19
reg [3:0] pos = 0;
```

```
reg [7:0] scratch = 8'b0;
21
22
     always @(posedge CLK)
23
24
       begin
25
         if (READY_CLR)
           READY <= 1'b0; // Resets ready to 0
26
27
         if (CLK_EN)
28
29
           begin
30
              case (state)
                RX_STATE_START:
31
32
                  begin
                     if (!RX || sample != 0)
                                                   // Start from 1st low sample
33
                       sample <= sample + 4'b1; // Invc by 0001
34
35
                     if (sample ==15)
36
                       begin
                                  <= RX_STATE_DATA;
                         state
37
                         pos
38
                                  <= 0;
                         sample <= 0;</pre>
39
                         scratch <= 0;
40
41
                       end
                  end
42
43
44
                RX_STATE_DATA: // Start data collection
45
                  begin
46
                    sample \leq sample + 4'b1; //++0001
                     if (sample == 4'h8)
47
48
                       begin
49
                         scratch[pos[2:0]] <= RX;</pre>
                         pos
                                             <= pos + 4'b1;
50
51
                       end
                     if (pos == 8 && sample ==15)
52
                       state <= RX_STATE_STOP;</pre>
53
54
55
                RX_STATE_STOP:
56
57
                  begin
                    if (sample == 15 || (sample >= 8 && !RX))
58
59
                       begin
                         state
                                <= RX_STATE_START;
60
                                 <= scratch;
                         DATA
61
                         READY <= 1'b1;
62
                         sample <= 0;</pre>
63
64
                       end
65
                    else
                       begin
66
                        sample <= sample + 4'b1;</pre>
67
68
                  end
69
70
                default:
71
72
                  begin
                    state <= RX_STATE_START;</pre>
73
74
              endcase
75
76
77
       end
78 endmodule
```

#### 2.4 Transceiver Design

This Verilog module implements a UART transceiver for serial communication. It features components for transmitting and receiving data, utilizing a 50MHz clock. Inputs include data to be transmitted (ddata\_in), write enable (wr\_en), clear signal (clear), and receive signal (Rx). Outputs include transmitted data (Tx), busy signal (Tx\_busy), ready signal (ready), received data (data\_out),

LED indicators (LEDR), and an extra transmit signal (Tx2). The module interfaces with submodules for baud rate generation, transmitting, and receiving to manage UART functionality.

```
module uart(input wire [7:0] data_in, //input data
          input wire wr_en,
          input wire clear,
          input wire clk_50m,
4
          output wire Tx,
5
          output wire Tx_busy,
          input wire Rx,
          output wire ready,
          input wire ready_clr,
          output wire [7:0] data_out,
10
          output [7:0] LEDR,
11
12
          output wire Tx2//output data
          ):
13
14 assign LEDR = data_in;
assign Tx2 = Tx;
wire Txclk_en, Rxclk_en;
17 baudrate uart_baud( .clk_50m(clk_50m),
                .Rxclk_en(Rxclk_en),
18
19
                 .Txclk_en(Txclk_en)
                );
20
21 transmitter uart_Tx( .data_in(data_in),
                .wr_en(wr_en),
                 .clk_50m(clk_50m),
23
                 .clken(Txclk_en), //We assign Tx clock to enable clock
24
                 .Tx(Tx),
                 .Tx_busy(Tx_busy)
26
27
                 );
28 receiver uart_Rx( .Rx(Rx),
29
              .ready(ready),
30
               .ready_clr(ready_clr),
              .clk_50m(clk_50m),
31
               .clken(Rxclk_en), //We assign Tx clock to enable clock
32
33
               .data(data_out)
              );
34
35
36 endmodule
```


### 3 Phase 2 – Develop a Testbench

#### 3.1 Testbench Design

The Testbench is created using Verilog and tests the transciever by connecting the transmitter and receiver to each other and simulate actual communication using random data over a fixed baud rate.

```
module testbench();
2
    reg [7:0] data = 0;
    reg clk = 0;
    reg enable = 0;
    wire Tx_busy;
    wire rdy;
    wire [7:0] Rx_data;
9
10
    wire loopback;
11
    reg ready_clr = 0;
12
    wire TX2;
14
    wire [7:0] LEDR;
15
16
    wire rxen, txen;
17
    wire ready;
18
    uart uart1(
```

```
.DATA_IN(data),
20
21
       .WR_EN(enable),
       .CLK(clk),
22
       .TX(loopback),
23
24
       .TX_BUSY(Tx_busy),
      .RX(loopback),
25
       .READY(ready),
26
27
       .READY_CLR(ready_clr),
      .DATA_OUT(Rx_data),
28
29
       .LEDR(LEDR),
30
       .TX2(TX2),
       .rxen(rxen)
31
32
       .txen(txen)
33
34
35
     initial begin
         $dumpfile("uart.vcd");
36
         $dumpvars(0, testbench);
37
         enable <= 1'b1;</pre>
38
         #2 enable <= 1'b0;
39
40
     end
41
42
     always begin
      #1 clk = ~clk;
43
     end
44
45
     always @(posedge ready)
46
47
      begin
48
         #2 ready_clr <= 1;
         #2 ready_clr <= 0;
49
         if (Rx_data != data)
50
51
           begin
             $display("FAIL: rx data %x does not match tx %x", Rx_data, data);
52
53
             $finish;
           end
54
         else
55
56
           begin
            if (Rx_data == 8'h2)
57
               begin //Check if received data is 11111111
58
59
                  $display("SUCCESS: all bytes verified");
                  $finish;
60
61
               end
62
                        <= data + 1'b1;
             data
63
                      <= 1'b1;
64
             enable
             #2 enable <= 1'b0;
65
66
           end
      end
68 endmodule
```



 $\textbf{Figure 1:} \ \, \textbf{Timing Diagram}$ 

## 4 Phase 3 – Implement RTL Design in FPGA

For this design a DE0-Nano FPGA board was used. On this board, the FPGA chip EP4CE22F17C6N of the family Cyclone IV E has been used.

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair
L CLK	Input	PIN R8	3	B3 N0	2.5 V (default)		8mA (default)		
DATA_IN[7]	Input	PIN_B4	8	B8_N0	2.5 V (default)		8mA (default)		
DATA_IN[6]	Input	PIN_B3	8	B8_N0	2.5 V (default)		8mA (default)		
DATA IN[5]	Input	PIN A3	8	B8 N0	2.5 V (default)		8mA (default)		
DATA IN[4]	Input	PIN A2	8	B8 N0	2.5 V (default)		8mA (default)		
DATA_IN[3]	Input	PIN_C3	8	B8_N0	2.5 V (default)		8mA (default)		
DATA_IN[2]	Input	PIN_B8	8	B8_N0	2.5 V (default)		8mA (default)		
DATA_IN[1]	Input	PIN_D3	8	B8_N0	2.5 V (default)		8mA (default)		
DATA IN[0]	Input	PIN A8	8	B8 N0	2.5 V (default)		8mA (default)		
DATA_OUT[7]	Output	PIN L3	2	B2_N0	2.5 V (default)		8mA (default)	2 (default)	
S DATA_OUT[6]	Output	PIN_B1	1	B1_N0	2.5 V (default)		8mA (default)	2 (default)	
DATA_OUT[5]	Output	PIN_F3	1	B1_N0	2.5 V (default)		8mA (default)	2 (default)	
DATA OUT[4]	Output	PIN D1	1	B1 N0	2.5 V (default)		8mA (default)	2 (default)	
DATA_OUT[3]	Output	PIN A11	7	B7 N0	2.5 V (default)		8mA (default)	2 (default)	
DATA_OUT[2]	Output	PIN B13	7	B7 N0	2.5 V (default)		8mA (default)	2 (default)	
DATA_OUT[1]	Output	PIN_A13	7	B7_N0	2.5 V (default)		8mA (default)	2 (default)	
DATA_OUT[0]	Output	PIN_A15	7	B7_N0	2.5 V (default)		8mA (default)	2 (default)	
LEDR[7]	Output				2.5 V (default)		8mA (default)	2 (default)	
LEDR[6]	Output				2.5 V (default)		8mA (default)	2 (default)	
LEDR[5]	Output				2.5 V (default)		8mA (default)	2 (default)	
LEDR[4]	Output				2.5 V (default)		8mA (default)	2 (default)	
LEDR[3]	Output				2.5 V (default)		8mA (default)	2 (default)	
LEDR[2]	Output				2.5 V (default)		8mA (default)	2 (default)	
LEDR[1]	Output				2.5 V (default)		8mA (default)	2 (default)	
LEDR[0]	Output				2.5 V (default)		8mA (default)	2 (default)	
READY	Output				2.5 V (default)		8mA (default)	2 (default)	
READY CLR	Input	PIN J15	5	B5 N0	2.5 V (default)		8mA (default)		
RX	Input	PIN D12	7	B7 N0	2.5 V (default)		8mA (default)		
TX	Output	PIN B12	7	B7 N0	2.5 V (default)		8mA (default)	2 (default)	
TX2	Output	_		-	2.5 V (default)		8mA (default)	2 (default)	
TX BUSY	Output				2.5 V (default)		8mA (default)	2 (default)	
WR EN	Input	PIN M1	2	B2 N0	2.5 V (default)		8mA (default)		
rxen	Output				2.5 V (default)		8mA (default)	2 (default)	
txen	Output				2.5 V (default)		8mA (default)	2 (default)	
<new node="">&gt;</new>								_ ,	

Figure 2: Pin Planner pin assignment

The clock signal has been provided from the onboard 50MHz clock. As the data input, we have planned to use the pins 0-7 of the GPIO extension header. To display the data output, we have used the onboard LEDs. To connect with another FPGA board we have used pins 39 (RX) and 40 (TX) on the GPIO pins. For write enable (WR\_EN) we have used one of the onboard DIP switches, and for the READY\_CLR we have used the onboard pushbutton switch.