# **Extensible and Configurable RISC-V based Virtual Prototype**

Vladimir Herdt<sup>1</sup>
Daniel Große<sup>1,2</sup>
Hoang M. Le<sup>1</sup>
Rolf Drechsler<sup>1,2</sup>

<sup>1</sup>University of Bremen & <sup>2</sup>DFKI Bremen, Germany vherdt@informatik.uni-bremen.de









#### **VP Overview (1)**

- RV32IM(A) + machine mode CSRs
- Implemented in SystemC/C++
  - TLM-2.0 compliant
  - approx. 3000 LOC (w/o comments, blanks)



- Github links to our RISC-V VP projects on http://www.systemc-verification.org/riscv-vp
- MIT license
- Overview paper at FDL 2018
   http://www.informatik.uni-bremen.de/agra/doc/konf/2018FDL RISCV VP.pdf



### VP Overview (2)

#### Components:

- Core, Bus, Memory,
- Interrupt Controller,
- Peripherals (Sensor, Timer, DMA, Terminal)

#### Supports:


- Interrupts, Syscalls, CLIB, GCOV
- Recently: GDB, FreeRTOS, FAT32


#### Ongoing:

- Tübingen timing simulation integration
- 64 Bit support (first prototype available)
- Verification: VP model and SW running on VP



#### **VP-based Simulation for RISC-V**





# **Backup**

#### RISC-V (1)

Completely open ISA that is freely available



- No license costs involved
- Efficient and versatile design
- High-performance to small embedded devices
- Widely adopted

### RISC-V (2)

- Mandatory Integer Instruction Set "I" (~47 instrs.)
  - 32/64/128 Bit



- + Optional Extensions
  - "M", "A", "F", "D", etc.

RV32IMAFD = RV32G


 Control and Status Registers (CSRs) and Environment Interaction

### **Timing Model**


- Simple Instruction-based
  - Fixed execution times for each instruction
  - Easy to configure
- TLM blocking transactions
  - b\_transport(tlm::generic\_payload&payload, sc\_core::sc\_time &delay)
  - Peripherals increment the delay parameter
- More precise models can be integrated

## **GDB Integration**

RSP Interface



#### FreeRTOS + Eclipse GDB



https://github.com/agra-uni-bremen/riscv-freertos

## **Performance Optimization**

- DMI for main memory access (core concept: char\* access to memory)
  - DMI for instruction fetching
  - DMI for data access

- Temporal decoupling in CPU core
  - Evaluate different local time quantums


#### **Performance Evaluation**

- Simulation time in seconds (T.O. set to 4 hours)
- VP ~15-20 million instructions per second (AMD 2.8GHz)

Bench-mark	RTL Sim	VP Sim	+i_dmi	+d_dmi	+q10	+q100
mergesort/s	56.70	0.39	0.35	0.35	0.32	0.29
primes/s	823.11	1.73	1.01	0.96	0.59	0.49
qsort/s	64.50	0.40	0.35	0.34	0.31	0.30
sha512/s	1307.23	3.23	1.87	1.57	0.90	0.71
mergesort	T.O.	197.32	107.89	86.48	41.17	27.77
primes	T.O.	2400.32	1214.71	1089.36	542.46	387.09
qsort	T.O.	1204.98	698.50	510.70	262.93	116.73
sha512	Т.О.	2773.60	1556.02	1302.75	616.10	432.52

## **VP (ISS) Testing**

RISC-V ISA tests from Berkeley: passed
 (57 tests, RV32IMA) https://github.com/riscv/riscv-tests



#### **Conclusions**

- Configurable and Extensible RISC-V based Virtual Prototype
- Future work:
  - 64 Bit Support and ISA Extensions (e.g. compressed instructions)
  - Verification
    - RISC-V VP Model: Symbolic simulation using SISSI [1] UVM / CRAVE [2]
    - SW running on RISC-V VP: Symbolic execution to check user assertions
  - Enhanced performance and power estimation
- [1] Verifying SystemC using Intermediate Verification Language and Stateful Symbolic Simulation (TCAD 2018)
- [2] CRAVE: An Advanced Constrained RAndom Verification Environment for SystemC (SoC 2012)

# **Extensible and Configurable RISC-V based Virtual Prototype**

http://www.systemc-verification.org/riscv-vp

Vladimir Herdt<sup>1</sup>
Daniel Große<sup>1,2</sup>
Hoang M. Le<sup>1</sup>
Rolf Drechsler<sup>1,2</sup>

<sup>1</sup>University of Bremen & <sup>2</sup>DFKI Bremen, Germany vherdt@informatik.uni-bremen.de







